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PREFACE
The McDonnell Douglas Astronautics Company has been engaged in a Space
Station Data System Analysls/Archltecture Study for the National Aeronautics
and Space Administration, Goddard Space Flight Center. This study, which
emphasized a system engineering design for a complete, end-to-end data system,
was divided into six tasks:
Task 1.
Task 2.
Task 3.
Task 4.
Task 5.
Task 6.
Functional Requirements Definition
Options Development
Trade Studies
System Definitions
Program Plan
Study Maintenance
McDonnell Douglas was assisted by the Ford Aerospace and Communications
Corporation, IBM Federal Systems Division and RCA in these Tasks. The Task
inter-relatlonshlp and documentation flow are shown in Figure I.
This report was prepared for the National Aeronautics and Space
Administration Goddard Space Flight Center under Contract No. NAS5-2BOB2
Questions regarding this report should be directed to:
Glen P. Love
Study Manager
McDonnell Douglas Astronautics Company
Huntington Beach, CA 92647
(714) 896-2292
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Volume I
TASK 2 - OPTIONS DEVELOPMENT
INTRODUCTION
The primary objective of Task 2 is the development of an information base that
will support the conduct of trade studies (Task 3) and provide sufficient data
to make key deslgn/programmatlc decisions (Tasks 4 & 5). This includes: (1)
the establishment of option categories that are most likely to influence SSDS
definition; (2) the identification of preferred options in each category; and
(3) the characterization of these options with respect to performance
attributes, constraints, cost and risk.
The definition of option categories was accomplished using hlerarchlal
structures derlved primarily from technology, system design, or programmatic
perspectives. Technology option categories include advanced materials,
processes and technlques that can be used to enhance the implementation of
SSDS design structures. Design option categories include alternative
structures, configurations and techniques that can be used to develop designs
that are responsive to the SSDS requirements. Programmatic option categories
include methods used to admlnlstrate/manage the development operation and
maintenance of the SSDS. Programmatic options are important In that they tend
to constrain deslgn/technology decisions to cost-effectlve and timely
solutions. It should be noted that wlth thls method of option categorization,
certain disciplines may be split across technology, design and programmatic
areas. For example, software categories are included In all three.
Technology orlented categories for software include such items as advanced
tools and algorithms while deslgn oriented categories include data base
management and operating systems. Software development is addressed under
programmatic options. The MDAC study team categorization approach and its
structure is summarized In Table I. It is intended to facilitate
completeness, avoid replication, and support ease of use. The technology,
design and programmatic options are each bound In separate volumes for ease of
review. Thls draft is a collection of "white papers" each of which addresses
a single option subject. This volume (I) addresses the generic approach and
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methodology for the Technology Optlons 11sted In Table 1. Volumes II and III
address the detailed options development for the Deslgn and Programmatic
Options, respectively.
The options which were Identified wtthln each major category are those
considered most 11kely to Influence SSDS design/programmatic decisions and/or
enhance SSDS capabilities. This screening process _s based on an assessment
of the key drlvlng requirements (Task 1) as well as the emerging architectural
needs (Task 4). The 1eve] of option characterlzatlon varles across the
different categories depending on study needs and perceived criticality. Some
categories are much easier to characterize In terms of quantitative parameters
than others. For example, most technology optlons are more conducive to
quantltatlve measurement (t.e., size, power, reliability, capacity,
throughput, cost, etc.), however, the charactertzatlon of these categories
must Include projected capabllltles for both IOC and growth phases.
TASK APPROACH
The Task 2 optlons development activity was Initiated early tn the study to:
(1) facilitate data gatherlng In high-technology areas that require
long-lead-time efforts; (2) provide supportlng design and technology
perspective to Task 1 actlvltles; and (3) support an early extraction of
deslgn/development drivers. However, opttons development should be done
within the context of a system design structure that Is derived from a
comprehensive understanding of the requirements. Thls provides a flrm basis
for focustng optlons development on the more crltlcal architectural needs. To
accommodate the evolving needs of the study from requlrements definition to
the lntt_al phases of system deslgn while allowing early data gathering
efforts to be lnltlated, required a hlghly adaptlve approach.
This section w111 describe the following steps that define the task
methodology and approach. The key steps Include:
.2.
3.
4.
5.
6.
Establish an early baseline options llst structure.
Establish a priorltlzed options list structure.
Identify options In high-prlority categories.
Characterize options.
0ocument option categories.
Review and validation.
Early In the study a baseline options list structure was developed. The
intent was to create a broad hlerarchlal framework that would not preclude
potential solutions merely by omission. Thls required a somewhat independent
and Innovative viewpoint that dtd not introduce pre-concelved biases. This
NbasellneN structure also provided a highly visible mechanism to force
conscious decisions as to the appllcablllty and criticality of the various
option categories. The top-level outline of this "baseline" structure has
been retained even though study needs have dictated changes at the lower
levels.
A "prlorltlzed" options 11st structure was then derived form the "baseline"
that recognized the needs of Tasks 3 & 4 In terms of their schedule, areas of
emphasis, and key characterization parameters. This required significant
Interaction with these tasks to insure that a sufficient options data base
wlll be available at the appropriate time. This Is an evolving and continuing
process that provides the basis for "bounding" and time phasing task 2
activities.
Initially, representative options were identified within the baseline options
list structure to illustrate the intent of each category. This supported the
refinement of the structure and supported the prlorltlzatlon process. Once
efforts were initiated for a hlgh-priorlty category, the llst of options was
refined and screened to focus on driving requirements and evolving
architectural needs. This process Is essentially a coarse filter applied to a
broad spectrum of alternatives to derive a "manageable" subset that can
support key design decision extraction or provide the basis for a detailed
trade study.
Once a refined set of options had been established for a prloritlzed category,
option characterization and data gatherlng efforts were Initiated. The
characterlzation parameters vary significantly for different categories and
were established/coordinated based on study needs (Tasks 3 & 4). Data
gathering was based on a multitude of Input sources Including the following:
Literature Searches
Team-wlde Expertise
Technical Conferences
NASA System and Technology Study Documentation
Industry/Government Standards
Team Research and Development
NASA R&D and Testbed Activities
Personal contacts with NASA, Industry and OoD Experts
Review of Major OoO Inttlatlves (VHSIC, Ada/APSE, STARS, DARPA
actlvltles, etc.)
Academla Programs
A key factor In characterlzlng technology options Is the need to Include
reallstlc proJectlons of capabilities that are likely to exist for IOC and
future growth potential. This provides the foundation to develop SSDS destgns
that: (1) mlnlmtze the "technology gap x for tnltlal development; (2)
accommodate technological growth durtng the life tlme of the Space Station;
and (3) support planned transitions to more autonomous/automated operations.
In addltlon, such projections w111 play a key role In overall technology
assessments that w111 result In speclflc recommendations for SSOS technology
development and/or enhancement. Related technology development programs
currently In process or planned for the near future wtll be of particular
lnterest and provldes valuable near-term lnslght. Long-term projections are
more difficult and uncertain but are no less Important because of their
lnfluen:e on growth and technology accommodation planning.
All major option categories have been documented In the form of preliminary
"whlte papers" and Jncluded In the monthly progress reports for NASA revtew
and comment. This form of documentation ts based on a generic format that
tncluded the identification of key driving requirements, a brief description
of the options, option characterization and projected capabilities. We used
this method of documentation and review to accomplish the followlng objectives:
a. Facilitate Team coordination and review.
b. Sollclt contributions from all available sources Including related
NASA activities.
C • Identify areas of deflclency for which specialized support may be
required.
do Provide a mechanism to support early NASA review and allow maximum
visibility.
Most option categorles have been documented and submitted to NASA for review.
The material provided In thls appendix Is a compilation of these preliminary
'white papers" incorporating those NASA comments received prior to April l,
1985.
SUMMARY
The preliminary task 2 (options development) documentation included In thls
Appendix has been organized using the outline and numbering scheme of the
options llst structure provided In Table l. However, some sections have been
deleted or incorporated within other sections during the course of the study
and are so identified. Thls documentation was previously provided to NASA in
the form of individual "white papers" (monthly progress reports) for
preliminary review. The material contained In Volumes I, II, and III of this
report represents a partial update to the preliminary "white papers" That
is, attempts have been made to update sections to reflect those NASA review
comments that were received In tlme for incorporation. This material is still
considered to be preliminary In nature and wlll be updated prior to the formal
Task 2 submittal.
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1.0 TECHNOLOGY OPTIONS
6A
l.l MASS STORAGE
Thls section describes the technology options for mass storage and includes
the major categories of (1) on-line storage (space), (2) on-llne storage
(ground), and (3) off-llne storage (archive). On-llne storage Is divided into
space/ground categories because of significant differences In both the driving
requirements and the applicable technologies. As used here, "on-llne storage"
refers to devices that provide on-llne computer access to mass storage
capabilities without direct human intervention. "Off-llne storage" implies
some level of long-term data archlvlng, generally requiring intermediate
processes before data can be stored or retrieved. Not included in thls
section is the memory storage that Is considered to be an integral part of a
processing element. However, memory devices may be included as an option if
they provide sufficient shareable resources to be considered as "mass storage."
l.l.l On-Llne Storage (Space)
I.I.I.I Description. This category includes the onboard storage technology
that Is potentially applicable In one or more of the following areas:
a.
bt
C.
do
High speed/capaclty buffering of downlink data to accommodate link
bandwith and availability.
Rapid access storage for on-board data base management capability.
Recording capability for media that can be transported to space or to
ground via Shuttle Transport System (STS).
High speed, moderate capacity devices that can be used for temporary
storage, caches, or other specialized needs.
The onboard operational environment imposes additional unique requirements for
mass storage systems. This includes space radiation, electro-magnetic
interference, reliability, and constraints on physical size, weight, and power
consumption. The option characteristics developed in this section reflect the
importance of these environments (i.e. size, weight, power, radiation
hardness, etc.).
Of particular importance is the radiation environment. While most mass storage
media (i.e. magnetic tape, optical disk, magnetic disk, magnetic bubble) are
inherently hard for anticipated levels, required support electronics might be
more susceptable and need to be designed for radiation hardness or shielded in
order to insure data quality.
The radiation environment consists of cosmic rays, the Van Allen Belt, and
other sources of charged particles that significantly influence the selection
of space qualified mass storage devices. This envlroment will result in total
dose and single event (SEU) phenomena that can cause performance degradation,
failure or logic "upset" in commercial components. This environment varies
considerably with platform altitude and inclination and is statistical In
nature due to the variations in proton flux of solar flares. The total dose
environment is highest for a polar orbit (POP). The total dose per year is
expected to be between 2000 and 25,000 Rads/year depending on solar
conditions. Therefore, a reasonable total dose specification would be
approximately lO0,O00 Rads for equipment expected to operate for lO years.
Lower levels of total dose may be specified if natural or intentional
shielding is provided.
Heavy ions and energetic protons can cause upset of single locations in
electronic circuitry, most notably in memory devices. These upsets are
expected to become more critical as the feature size of the devices decrease
and the complexity of the device increase. The degree to which these single
event errors can be tolerated depends largely of the criticality of the
application. For most mass storage applications, deslgn/cost tradeoffs will
determine the appropriate mechanism for operation in this envlroment (i.e.
decreased component/medla susceptablllty, error detection and correction
coding, etc.). Expected upset rates can be calculated and designed around
with reasonable confidence. Refer to section 3.5.1 for details on the space
radiation environment model and appropriate alternatives for hardware space
qualification.
The options described in this category are not restricted to current space
qualified technology and includes those areas where such technology
development has been initiated or significant potential is indicated for
future development. The options in this category include:
- Magnetic Tape
- Magnetic Dlsk
- Optical Disk
- Bubble Memory
- Semiconductor
1.1.1.2 Option Characterization
l.l.l.2.1 Magnetic Tape (HDDR)
"High Density Digital Recording" (HDDR) is an option because It provides data
storage at hlgh density and at hlgh speed on the magnetic tape media. These
are characteristics appropriate for certain SSDS onboard mass storage
requirements (i.e. buffering, etc.).
Magnetic tape systems have been used extensively as spaceborne mass storage
systems. They were originally, In space applications, used for analog data
storage, but recent advancements have made magnetic tape a good candidate for
on-llne mass storage of digital data where hlgh capacity and high data
transfer rates are required.
Digital data is stored on magnetic tape in one of two ways. Longitudinal
recording is where the tape is passed over a fixed head that contains several
data tracks. Benefits from longitudinal recording include long head/tape
llfe, and less maintenance. The second method, rotary recording, involves
passing the magnetic tape over a rotating head, thus storing data diagonally
across the tape. Thls allows the tape to move at a slow speed, but achieve a
high head to tape speed. The rotary recording technology promises higher data
transfer rates and greater areal density on the media. Both techniques are
mature and have a lower development rlsk then bubble memories or optical disk
if current efforts in these areas continue. Both of these methods involve
moving parts, therefore the reliability of the magnetic tape system is less
then that of a solid state device llke bubble memory. While the magnetic tape
media itself is radiation hard (lO 7 rads total dose), the control and logic
circuits need to be designed to meet the environmental conditions of the
on-orblt portion of the SSDS.
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Magnetic tapes' performance characteristics include high transfer rate, high
storage capacity, media reuseabillty, and proven space maturity. These
characteristics make magnetic tape a candidate for buffering of upllnk/
downlink data. An example of magnetic tapes' buffering capability was
demonstrated on STS mission 41-G in October 1984. One of the mission goals
was to use the SIR-B shuttle imaging radar to map a large part of the earths
surface. Because there was a lack of a full time TDRSS llnk, an Odetlcs
magnetic tape recorder was used to record the data, then replay it later when
the TDRSS llnk was available. What data they could not transmit during the
mission was brought back to earth on several reels of the magnetic tape.
Because the magnetic tape device is sequential access, it is slow in random
accessing of data, thus it probably will not be used in a data base
application or in other applications where fast random access to the data Is
needed.
Some state of the art and future magnetic tape mass storage devices can be
compared In figure l.l-l.
Odetlcs Ampex RCA Ampex
DOS-6OOO-EC AHBR-17001 20 Mblt/s SHBR-12
Total Storage (Gblts)
Transfer Rate (Mblts/s)
Blt Error Rate
Recording Method
Shock & Vibration
Radiation Hardness
Operating Temp. °C
Power (max. watts)
Weight (Ibs)
Volume (inches cubed)
Recurring Cost (dollars)
Production Start
66 5 10 1000
50 105 20 340
1,10-6 1.10-6"* 5,10-7 1,10-6"*
longitudinal longltudtnal longitudlnal rotary
Space Qual Flight Qual Space Qual* Flight Qual*
5 to 50
280 1350 85 600
154 225 81 200
9080 10,450 2882 6150
2,000,000 169,000 750,000 350,000
19BO 1984 1986 1987
* These units are being designed to meet these specifications
** No error correction, l*lO -_ with error correction
Figure l.l-l: Magnetic tape recorder specifications
1.1.1.2.2 Magnetic Disk
Magnetic dlsk is a random access, read/wrlte, digital data storage device that
was first introduced in 1956 by IBM. Improvements such as thin film heads,
Winchester methods, and improved disk surface materials have increased the
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capacity of the magnetic disks by over a factor of 5000 since 1956. While
other magnetic disk technologies (hard disk) have been flight qualified, their
capabilities and physical characteristics are not as attractive as the newer
Winchester disk drives. The Mlltope RD-160 is a currently available, flight
qualified, Winchester disk, that will store 1.07 Gblts of data, which the
United States Army will use onboard aircraft for the ASAS program.
The ability to randomly access the data, and unlimited read/wrlte are the
magnetic disks' main advantages. A desirable characteristic of the Winchester
technology is its ability to store a large amount of data in a small, light
weight unit, thus making it a good candidate for space applications. As
with magnetic tape, the magnetic disk media Is inherently tolerant to
radiation, but the logic and control circuits wlll need to be designed for the
on orbit envlromental constraints. Also, as wlth magnetic tape, the magnetic
disk system is made up of moving parts, thus the system is not as reliable as
solid state devices. The magnetic disk Is a candidate for use onboard the
space station In a data base management system. Magnetic disk Is also a
candidate for use as temporary storage and In other specialized needs.
Some state of the art and future magnetic disk (Winchester technology) devices
can be compared in figure l.l-2.
Megavault
Mlltope Memorles
RD 160 MV300
Total Storage (Gblts)
Transfer Rate (Mblts/s)
Bit Error Rate
Access Time
MTBF
Shock & Vibration
Radiation Hardness
Operating Temp. oc
Power (max. watts)
Weight (Ibs)
Volume (inches cubed)
Recurring cost
Production Start
1.07 2.64
1.2 9.67
l,lo-lO lO-13
26 msec 18 msec
lO,O00 Hr 12,000 Hr
flight qual. lab qual.
EMP survlable No Spec.
-lO to 55 lO to 46
125 250
35 30
1764 580
$25,000 $4200
1984 1984
Figure I.I-2: Magnetlc disk specifications
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1.1.1.2.3 Optical Disk
Optical disk is currently a random access, write once, unlimited read digital
data storage device. It is an emerging technology that has matured rapidly
since the first units were developed in the late IgTO's. As of November 1984
the first commercial units are being delivered.
The optical disk system works much llke the magnetic disk device. The media,
a spinning disk coated with laser light sensitive material, is written and
read with a laser light source. To write, the laser beam is focused onto the
disk surface at an intensity high enough to cause a change In the disk
surface. Depending on the technology used this change will either be a plt or
a bubble. Currently this is a non-reversable process, but research has
indicated that erasability Is possible. To read, the laser at a lower power
is focused onto the media. With the presence of a pit or a bubble the light
will be reflected, thereby indicating a binary one.
The storage of large amounts of data, hlgh data transfer rates, and rapid
access to stored data are the main characteristics of optical disk. This
would make optical disk a good candidate for storage of manuals, procedures
and software. If erasable techniques can be matured optical disk would also
be a candidate for data buffering and data base applications.
Currently there are no fllght/space qualified optical disk devices being
produced, but several companies have ongoing development efforts to make such
a device. These companies include Mlltope, RCA, and Lockheed Electronics
Company. Both RCA and Lockheed are trying to develop an eraseable
capability. The specifications for some of the proposed systems are given in
Figure l.l-3.
Capacity (bits)
# of disks
Transfer Rate(blts/sec)
Erasable
Weight (Ibs)
Power (watts)
Volume (cubic inches)
RCA RCA Lockheed
Dura Dlsk Optical Disk Optical Disk
Buffer
5xlolO/14 ' disk lOl2/system
l 12
4XlO 7 IXlO9
No Yes
150 700
300 (peak) 500 (ave)
5544 61,000
2XI09/5 I/4" disk
1
Yes
Figure l.l-3: Specifications of proposed optical disk systems
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l.l.l.2.4 Bubble Memory
Bubble memories have been under development since 1967 when they were first
developed in Bell Laboratories and with the first one Mbit bubble memory
component introduced in 197g by Intel Corporation. Bubble memory works by
storing data on a thin magnetic material, typically garnet, that is positioned
between two permanent magnets. The data is stored as magnetic cylinders
arrayed in continuous loops. When the power is removed from the system the
permanent magnets hold the magnetic cylinders in place. This gives bubble
memories the characteristic of being a non-volatile, solid state mass storage
device. Because current bubble systems use the non-radlatlon hard VMOS
technology in some of their support chips, these bubble devices may be
unacceptable for use in space applications. However, the USAF has recently
issued a RFP to produce a space qualified, 4 Mblt bubble memory chlp by
1987. Also, there are other USAF programs aimed at developing a radiation
hard, space qualified chip set to support the bubble device. Temperature
sensitivity is a another potential problem, but compensation techniques are
being developed that increase the device operating temperature range.
Bubble memories have many applications, and many designs have already been
developed that incorporate the bubble memory as the main data storage device.
Some of these designs include a health maintenance monitor and a video image
storage device. The versatile bubble memory can be configured to save power,
or to provide fast data transfer rates, depending on the application. The
problem is a lack of companies that manufacture the bubble memories,
therefore, many of these good designs have remained on paper. Intel and
Motorola are the only major domestic companies that remain in the bubble
memory race that originally included big names such as Rockwell, Texas
Instruments, and National Semiconductor. Also, development has not proceeded
as planned. Intel had announced that a four Mbit bubble memory subsystem
would be available in 1982, but as of Nov. lg84 they have only delivered
prototype components. When size power and weight are considered, the bubble
memory is a candidate for space applications where storage of up to lO0 Mblts
is needed. Specifications for some bubble memories are given in figure l.l-4.
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Intel Motorola
BPK 70A-5 MBM2OIIA
Total Storage (Mblts)
Transfer Rate (Mblts/s)
Bit Error Rate
Access Time (average)
MTBF
Shock & Vibration
Radiation Hardness
Operating Temp. °C
Power (max watts)
Weight (Ibs)*
Volume (Inches3) *
Recurring Cost (ROM)
Production Start
Intel
4 Mblt
l l 4
.l .l .2
1,10-16 l,lO-ll l,lO-14
48 msec ll.5 msec 160 msec (worst case)
40 years > lO years > 30 years
flight flight flight
-20 to 85 0 to 70 0 to 70
6.72
.2 .2 .2
6 6 6
$200 $200 $400
1979 1985 1984
* Also includes the support electronics
Figure I.I-4: Bubble memory specifications
1.1.1.2.5 Semiconductor
Continued improvements in very large scale integrated (VLSI) technology make
certain semiconductor technologies candidates for some low to moderate
capacity mass storage applications. In this section we will consider only
those technologies that are inherently non-volatile or have sufficiently low
power requirements that backup battery power supplies could provide effective
non-volatile capability. The applicable non-volatile technologies include:
I. Metal-Nltrlde-Oxide-Semlconductor Memory
2. Floatlng-Gate, Electron Tunneling, Metal-Oxide-Semlconductor
The applicable volatile technologies include:
1. Gallium Arsenlde Memory
2. Complementry-Metal-Oxlde-Semlconductor Memory
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1.1.1.2.5.1 Non-Volatile Semiconductor
Metal-Nitrlde-Oxlde-Semlconductor (MNOS) memory is an option for on-line
(space) mass storage. The MNOS transistor permits stored data alterability
simultaneously wlth stored data nonvolatillty. It also provides a small-area
structure and fabrication compatibility with high density, integrated circuit
technologies.
McDonnell Douglas Microelectronics Center, (MDMC) has been working for some
time to apply the MNOS memory technology to space solid state data recorder
applications. MDMC's work has centered around utilizing MNOS in Adaptive
Wafer Scale Integration (AWSI) techniques. AWSI is a concept which employs
electrically alterable, nonvolatile interconnect controller circuits processed
Into a semiconductor wafer to connect "arrays m of interconnected, operable
circuits (also processed into the wafer) to a bus structure deposited on the
wafer between the arrays. With this approach, AWSI can have important
advantages relative to other high density electronic circuit approaches. Such
advantages potentially include: repeated electronic reconflgurablllty of
interconnected circuits, compatibility with a wlde variety of semiconductor
processes, ability to select for yield, improved reliability, self-healing and
fault tolerance, all plus reduction in size and weight.
MDMC has developed a wafer wlth the characteristics In figure l.l-5.A. By
designing the wafers to be easily interconnected, systems of any size can be
developed. The characteristics of a proposed system are seen In figure
l.l-5.B. Westinghouse and others are also involved with MNOS technology but
MDMC is the only company trying to utilize the AWSI techniques.
Storage Capacity
Transfer Rate
Recurring Cost
Power
Radiation Hardness
Endurance
Weight
Year
5XlO 5 bits
up to 1.5 Mblts/sec
$500/waffer
.25 watts peak
lO5 - lO6 Rad (sl) Total dose
> lO8 wrlte/erase cycles
.025 Ib
1984
Figure I.I-5.A: AWSI memory wafer developed by MDMC
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Storage Capacity
Interconnected wafers
Transfer Rate
Recurring Cost
Power
Radiation Hardness
Weight
Year
IXlO 9 bits/system IXlO 6 blts/wafer
I000
up to 2.7 Mblts/sec
$250,O00/system
25 watts peak (at a 2.7 Mblt/sec transfer rate)*
lO5 - lO6 Rad (si) Total dose
26 Ib/system
1987
* System power is proportionately related to the transfer rate
Figure l.l-5.B: Proposed MDMC AWSI solid state mass storage system
Floating-Gate, Electron Tunneling, Metal-Oxide-Semlconductor (FETMOS) is an
option for on-llne (space) mass storage because it provides non-volatile,
randomly accessable, high density data storage. The FETMOS memory cell stores
data by trapping a charge on its floating (isolated) poly-oxlde gate. The
cell may be erased by back-blaslng the substrate of the cell. In this manner
data is stored and erased. Once data is stored it can typically be accessed
in 200 nSec. The state of the art devices have a 64 Kblt capacity and consume
around 1.25 watts (peak). The data transfer rate of a FETMOS memory system
depends mainly on the on how the device is integrated into a particular memory
system. A major drawback to the FETMOS memory is its low endurance of lO4
to lO6 wrlte/erase cycles. This would make FETMOS memory unsuitable for
applications where there is large turnoverof data. The FETMOS structure has
a radiation hardness of lO6 rads(sl) total dose. Some state of the art
FETMOS memories can be seen in figure l.l-5.C.
Motorola Intel
MCM2864 2864-2
Total Storage (Kblts) 64
Read Access Time(nsec) 200
Endurance (write cycles) lO,O00
Data Nonvolatillty lO years
Peak Operating Power l Watt
Recurring Cost Not Available
Production Start 1986
64
200
lO,O00
lO years
500 mWatt
Not Available
Figure 1.1-5.C: FETMOS memory specifications
I.I.I.2.5.2 Volatile Semiconductor
Among the volatile semiconductor memories GaAs and CMOS were selected as the
most likely technologies to be considered due to their low power requirements,
allowing for the possibility of using battery backup to provide the
non-volatile capability.
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Gallium Arsenlde (GaAs) memory is an option for on-llne (space) mass storage
because of its radiation hardness, low power consumption, and high speed. The
GaAs structure is extremely fast. It has been projected that 2-10 GHz logic
and 40 GHz transistors will be possable using GaAs technology. Coupled with
its high tolerance to radiation (> lO7 rads (GaAs)) and its low power
consumption (.5 mlcrowatts/blt) the GaAs memory shows great promise as a space
qualified memory. Currently there are several companies developing GaAs
memory devices. Included among these are: McDonnell Douglas Mlcroelectronlcs
Center (MDMC), Rockwell, and Hughes. Current efforts are being applied to the
development of a 4 Kblt memory chip. There is also an effort by MDMC to
develop a space qualified, 16 Mblt GaAs memory system for use In a space
platform in the 1988 time frame. This memory system would use lO watts of
power in its standby mode and have a lO nsec access time. The only drawback
to the GaAs memory Is that It Is an emerging technology, but given enough tlme
it wlll become a major part in space qualified memory systems.
Complementary-Metal-Oxide-Semlconductor (CMOS) Is an option for on-llne
(space) mass storage because of Its fast access, low power requirements, and
high density data storage. CMOS memory Is the most mature of the solid state
memories that have been investigated for use as on-llne (space) mass storage.
CMOS memories have had commercial success and are under continual
development. One of the state of the art devices is the Harris HM-65262, a 16
Kblt static RAM chip. Harris is also developing a 64 Kblt static RAM chlp
that should be available by mid 1986. Also produced by Harris are hybrid
modules capable of storing 256 Kbits of information, and after the 64 Kbit
chip is developed they plan on integrating it into a 1 Mbit hybrid module.
Typical performance characteristics for a 16 Kblt CMOS static ram chip are:
250 mlcrowatts power consumption in the standby mode, 350 mllllwatts power
consumption when operating, and an access time of 55 nSec. The performance of
a 256 Kblt module is: 2.5 mllllwatts in standby, 150 millIwatts peak operating
power, and a l?O nsec access time. Radiation hard CMOS memories are available
and exhibit a total dose tolerance of lO5 rads (sl).
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l.l.l.3 Projected Capabilities
Each mass storage option was researched to determine the trends in their
various characteristics. One useful trend was the analysis of bits stored per
square inch on the recording medium vs. year. Using the plot of this
information, seen in figure l.l-7, and a standard medium size, the total
capacity per unit of medium (i.e. one reel of tape, one optical disk, etc.)
can be derived. Other trends used include: Data rate vs. year, and
weight/bit vs. year. Personal contacts with industry and government personnel
were another source of information used in making the predictions. Using this
information, the generic models of the mass storage options that can be
developed and mature by 1992 were produced and can be seen in table l.l-6.
These generic models represent devices that can be built if designed with
maximum capacity and bandwidth in mind. Tradeoffs can be made that downgrade
the performance of the devices in order to gain benifits in the areas of
power, weight, and volume.
Magnetic Tape:
Magnetic Disk:
Optical Disk:
Magnetic Bubble(1):
Semiconductor(1):
MNOS (AWSI)/wafer
FETMOS/chip
GaAs/chip
CMOS/chip
Tota] Transfer Access Peak Vo]ume Weight
Capacity Rate Time Power
(bits) (Mb_ts/sec) (msec) (watts) (inch 3) (lbs)
1012/tape 500 NA 500 10,000 150
3X109/system 20 20(ave) 200 600 50
1012/system 1000 166(ave) 500(ave) 61,000 lO0
16X106/chip .4 10(ave) 8 6 .2
1.25X106 NA(2) 10 usec (3) .25 3 .025
256X103 NA(2) 400 nsec (3) 8 .5 .05 (4)
16X103 NA(2) 15 nsec (3) 6.4 .5 .05 (4)
106 NA(2) 1 usec (3) 4 .5 .05 (4)
Notes:
(1) Represents a building block that can be used for a TBD design (i.e.
any capacity, any transfer rate depending on power, size, and weight
constraints)
(2) Transfer rate will be dependent on how the device is integrated into
a system
(3) Read access fine
(4) Chip is packaged in a ceramic dual in-line package
Table 1.1-6: Generic models of 1992 mass storage devices
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I.I.I.3.1 Magnetic Tape
The generic model of a magnetic tape storage device presented in table l.l-6
represents a machine that can be available by 1992 if designed with maximum
capacity and bandwidth as the main objective. The improvements in the device
will result mainly from new high energy tape that allows narrower head gaps
which increase the density per track, and narrower head widths which allow
more recording tracks. There are tradeoffs that can be made that affect the
power consumption and weight of the device vs. the performance
characteristics. Using a transfer rate tradeoff a machine with the
characteristics in table l.l-B can be developed for use In missions not
requiring a great deal of capacity or bandwidth. Another important tradeoff,
which will affect power consumption, system llfe, weight, and complexity is
the use of longitudinal recording vs. rotary recording. With the longitudinal
recorder the benlflt will be a device that is easier to maintain, but in order
to get the higher data rates and data density additional recording tracks must
be added, thus increasing the electronics part count considerably which in
turn increases the system weight and power consumption. Rotary recording on
the other hand gives the increased data rates and data density without a major
increase In the electronics, but at the expense of head llfe, thus increasing
the need for system maintenance.
Total Capacity
Transfer rate
Power Consumption
Volume
Weight
Recording Method
25 Gblts/tape
200 Mblts/sec.
I00 watts (max)
3000 cubic inches
lO0 pounds
Rotary
Table 1.1-B: Characteristics of a medium capacity magnetic tape storage device
1.1.1.3.30ptlcal Disk
Because of the newness of optical disk technology, the generic model shown in
table l.l-6 is based on actual development efforts rather then on historical
trends. The device show will be eraseable and ma_ be a critical element in
the SSDS because it would greatly slmpllfy the design of buffers and glve the
necessary capacity needed by some of the data stores. Current indications are
that a device with the characteristics presented in table l.l-6 can be
developed and matured by 1992 if proper funding is supplied in a timely manner.
1.1.3.4 Maqnetlc Bubble
The current trends in magnetic bubble production indicate that by 1992 a 16
Mblt, space qualified bubble memory chip set will be available. Ongoing
development effort also indicates that the temperature sensitivity problem
should be solved with the use of compensation techniques.
I.I.I.3.5 Semiconductor
Semiconductor memory has a well defined learning curve for the various
options. Development typically goes in factor of four increments every four
years. Using this Informatlon, devlces of the slze'shown In table l.l-6
should be mature and available by 1992. The one exception might be the CMOS
random access memory (RAM). The prediction of a 1 Mbit chip follows the
established trends, but some experts in the field feel that only a 256 Kbit
chip will be available. Even so, a 4 Mbit CMOS hybrid is a likely possibility.
GaAs memories are an area of particular interest because of the hlgh speed and
high tolerance to radiation that they exhibit. Wlth proper funding a 64 kblt
chlp could be developed by 1992, but at current funding levels a 16 kblt chip
will be available as shown In table l.l-6.
The MNOS memory is being developed at the typical rate, and should be well
suited to construct memory systems of l Gblt capacity before 1992.
l.l.l.4 Comparisons
Each option presented has characteristics that make it more favorable to some
applications then the other options. To identify which options have the
advantage in which applications requires that comparisons between the options
be done. Preliminary relation of options to application can be seen in
section l.l.l.5. Final relation of the options to the applications will be
done in a trade study (Task 3). A general comparison of the options
performance characteristics can be seen In table l.l-6. Other comparisons
that are important for space applications include:
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1. Cost vs. capacity
2. Weight vs. capacity
3. Volume vs. capacity
Each comparison w111 be done using the generic models developed in section
1.1.1.3. Not all comparisons will apply to all the options.
1.1.1.4.i Cost vs. capacity
Using the cost/blt vs. year trends (figure I.I-II) the costs were developed
for the IOC generic devices presented In table l.l-6. Table l.l-9 contains
the results of the cost analysis. Plotting this information In the form of
dollars vs. capacity gives figure l.l-12. It can then be seen that bubble
memory Is the cost effective option from 0 to IXlO II bits. From IXlO II
on, Magnetic tape is the cost effective option. For capacities below 5XlO B
MNOS is more cost effective than Magnetic disk. Optical disk was not included
as not enough cost information was available to make accurate predictions.
Option Cost per Blt
(dollars)
Magnetic Tape ?.5XlO -?
Magnetic Disk 3.7XI0 -6
Bubble 6.25X10 -6
MNOS 3.12XlO -5
Table 1.I-9: Cost per bit of 1992 generic options
1.1.1.4.2 Weight vs. capacity
By using the projected weights in table 1.1-6, a plot of weight vs. capacity
was made and presented In figure l.l-13. Table l.l-lO gives the ranklngs, l
being best, for storage less than lO9 bits and for storage greater than
IOII bits. For storage requirements from lO9 to IO II it appears that
several of the options, bubble, magnetic disk, MNOS, and magnetic tape all
give abnut the same weight effectiveness.
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Ranking Storage Capacity
<l 09 >l011
l Magnetic Bubble Magnetic Tape
2 MNOS (AWSI) Optical Disk
3 Magnetic Disk Magnetic Bubble
4 Magnetic Tape Magnetic Disk
5 Optical Disk MNOS (AWSI)
Table I.I-I0: Ranklngs for weight effectiveness for mass storage options
1.I.I.4.3 Volume vs. capacity
By using the projected volumes from table l.l-6 the plot for volume vs.
capacity for the lg92 generic mass storage options was constructed and is
shown in figure l.l-16. From figure l.l-16, the ranking shown In table l.l-14
were developed for capacities less than IOg bits, capacities from l0g bits
to IO II bits, and capacities greater than lOII .
Ranking Storage Capacity
< l0g lO9 _ ioll > IOII
l Magnetic Bubble Magnetic Disk Magnetic Tape
2 MNOS (AWSl) Magnetic Bubble Optical Disk
3 Magnetic Disk Magnetic Tape Magnetic Disk
4 Magnetic Tape MNOS (AWSI) Magnetic Bubble
5 Optical Disk Optical Disk MNOS (AWSI)
Table I.I-14: Ranklngs for volume effectiveness for the mass storage options
l.l.l.5 Application
Using the information developed in l.l.l.3 and l.l.l.4 it is possible to make
a preliminary relation of options to applications. The relation of the
candidate optlcns to particular applications can be seen in table l.l-15. The
task 3 trade study will do more extensive comparisons to make final relation
of particular options to applications.
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MAGNETIC
TAPE
MAGNETIC
TAPE
NON-
ERASABLE
OPTICAL
DISK
ERASABLE
OPTICAL
DISK
MAGNETIC
BUBBLE SEMICONDUCTOR
i i i
ON-ORBII X I X I
BUFFERING I I
I I I
ON-ORBIT I X I X I
DATABASE J I I
Table l.l-15
I
x I
I
I
x I
I
I
x I
I
I
X I X
I
Preliminary relation of candidate options to application
l.l.2 On-Line Storage (Ground)
I.I.2.1 Description. This category includes the storage technology that is
potentially applicable to the more global needs of the ground based portion of
the SSDS. While a large variety of storage technologies wlll probably be used
for a wlde range of ground based applications, thls section will focus on the
more stressing requirements including the following:
a.
b.
co
Ground station buffering and/or contingency recording of TBD bits,
TBD rate raw data.
One week storage of TBD blts of extracted customer data with a
mlnumum of 12 hours of on-llne data.
0.5 seconds to 1 hour access storage for data base management of
engineering and operational data.
The options in thls category include the following:
- Magnetic Tape (HDDR)
- Magnetic Dlsk
- Optical Dlsk
- Optical Tape
I.I.2.2 Option Characterization
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1.1.2.2.1 Magnetic Tape (HDDR)
"High Density Digital Recording" (HDDR) is an option because it has
speed/density characteristics suited to meet some of the driving requirements
of the ground based portion of the SSDS. Other recording methods, llke the
standard computer compatable units (6250, etc.), will be used in many less
critical applications, and will not be described here.
With the newer magnetic tape recording technologies, data is recorded at high
speed and high density on the magnetic tape media. Ampex has a prototype
machine that will store IxlO 12 bits on a 9200 foot reel of two inch wide
magnetic tape at 340 Mblts/sec. The total physical volume of the tape is
approximately 300 cubic inches, thus 3.33xi09 bits are stored per cubic
inch. This characteristic, coupled with the data transfer rate of 340
Mblts/sec makes magnetic tape an attractive candidate for short term
archlvlng. If the tape Is stored in the proper environment the data quality
can be maintained for a period greater than 25 years, thus making magnetic
tape a good candidate for long term data archivlng. Magnetic tape has also
proven itself a candidate for use in data buffering applications. Comparisons
of state of the art devices can be seen in table l.l-17.
Ampex Ampex RCA Honeywell
HBR 30001 SHBR 12 HDMR-500 HD 96
Total Storage(Gblts/tape)
Transfer Rate (Mblts/s)
Bit Error Rate
Recording Method
Recurring Cost
Media Cost
Production Start
5 lO00 135 ll9
120 340 230 186
l*lO-8 l*lO-6 * l,lO-6 l,lO-6 *
longitudinal rotary longitudinal longitudinal
$150,000 $350,000 $I,000,000 $175,000.
$300 $450 $450 $300
1984 1987 1986 1984
* Without error correction
Table I.I-17: Magnetic tape specifications
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I.I.2.2.2 Magnetic Disk
Magnetic disk is a random access, read/wrlte, digital data storage device that
was first introduced in 1956 by IBM. With Its large storage capacity and fast
access times magnetic disk has become the main secondary storage device for
both large and small computer systems. They are now in use storing the ever
changing information of many large data base systems.
A major issue for large capacity magnetic dlsk'devlces Is the use of fixed
media or removable media. The advantage gained by the fixed media device is
greater storage capacity, and the advantage of the removable media is the
ability to archive data and physically transfer data to other locations.
Using removable media magnetic disk drives for archival storage seems unlikely
because the disks are mounted in a 'pack" which makes inefficient use of
physical storage space. The main use of the magnetic disk device could be in
a data management system where the data Is continually being updated.
Another issue Is the lack of development being done on hlgh performance
magnetic dlsk drives for the hlgh performance "supercomputers" Thls affects
the SSDS In that a high performance device, that may be needed to accommodate
a driving requirement, may not be available. The economic factors involved
are the obvious reason for this. Most of the major development is being done
on the magnetic dlsk drives that are used wlth the mini computers. Many of
the developments made in thls field can be transferred to the hlgh performance
machines, but more effort In the development of hlgh performance dlsk drives
has to be made if the full potential of these devices Is to be realized. Some
specificatlo_s for current state of the art high performance devices can be
seen in table l.l-18.
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IBM CDC CDC
3380 885-42 895-I
Total Storage (Gblts/sys) 20 B.3 19.2
Transfer Rate (Mblts/s) 24 38.3 24
Access Time (msec) 16 25 16
Recurring Cost $90,000 $76,000 $94,000
Production Start 1984 1984 1984
* BER Information Not Available
Table 1.l-lB: Magnetic disk specifications
I.I.2.2.3 Optical Dlsk
Optical disk is currently a random access, write once, unlimited read digital
data storage device. It is a new technology, but has matured rapidly since
the first units were developed in the late 1970's. As of Nov. 1984 production
units are starting to be delivered.
An optical disk system consists of a laser source, a detector, optical system
to direct the laser beam, the drive system and the optical disk. Writing to
the dlsk is done by one of two means. The first method involves burning a
hole through the top layer of the disk to uncover a reflective bottom layer.
The second method involves heating the metal base of the disk, which creates a
gas, which in turn forms a reflective bubble in the top layer of the disk.
Each of these reflective spots represents a one and the lack of a reflective
spot represents a zero, thus data is recorded on the disk. To read data the
laser, at a lower power, is focused onto the disk. Any reflections are picked
up by the detector and are interpreted as binary ones.
An RCA Jukebox system is already in place at NASA MSFC for use in the storage
of satellite data. Likewise, a Storage Technology Corp. (STC) optical disk
system is installed at the National Center for Atmospheric Research at
Boulder, Co. for the storage of satellite data.
Companies such as Fllenet Co. and Integrated Automation are involved in
building optical dish Jukeboxes around existing optical dlsk devices. These
Jukeboxes typically hold around lO0 disks. There Is a port that allows the
insertion and removal of optical disks from the Jukebox, thus there is
potential for these Jukeboxes to be used In storing both on-llne and off-llne
data.
30
The characteristics of an optical disk system include: large storage capacity,
fast data transfer rates, low bit error rates, low cost removable media,
non-eraseabillty (which might be an advantage in long term data archlvlng).
The optical disk media is space efficient as current technology allows storage
of .25 Gblts per cubic inch. These characteristics make the optical disk
system a good candidate for ground based, long term data archlvlng. If
development on an unlimited read/wrlte system is mature enough the optical
disk system could be used for a ground based, data base information storage
system where data needs to be updated constantly.
At present the optical disk is a write once technology, but development is now
being done on a full read/wrlte optical disk technology that also utilizes the
magnetic properties of the disk surface. This technique is known as
magneto-optlcal disk recording. The media Is made of a material that is
magnetically stable when cool, but unstable when heated. Initially the
material has the same magnetic direction, thus the disk Is blank. To write,
the media is passed over a magnetic field that is in the opposite direction to
the Inltal magnetic state of the material on the disk. Simultaneously, a
laser heats the spot where data is to be written, thus allowing the material
that was heated to take on the magnetic polarity of the external field. This
is the manner in which data is written to the disk. To read data, the laser
beam, at a lower power, is focused onto the disk. Because of the Kerr effect,
the polarized vector of the reflected light will be rotated depending on the
magnetic field of the material. This rotation can be detected by a photodlode
arrangement. Erasure of the media is accomplished a track at a time by
changing the external field back to the initial direction of the magnetic
field of the disk, then heating the track with the laser. This results in the
magnetic field of the track being set back to the original state. This method
shows promise because it achieves the high storage capacity of optical disk,
plus the eraseablllty of the magnetic disk. Although there are no units yet
available, some companies feel that this technique has enough promise to fund
further research and development.
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Because hlgh density optical disk is an emerging technology, the development
risk is medium. Industry is putting a lot of money into the development of
these devices, and if the read/write capability matures, they will begin to
compete with the magnetic disk technology as a main secondary storage device.
Some state of the art devices are compared in table 1.1-19.
RCA STC SHUGART
_UKEBOX 7600 OPTIMEM
lO00
Total Storage (Gblts/dlsk)
Transfer Rate (Mblts/s)
Bit Error Rate
Access Tlme
MTBF
Recurring Cost
Media Life
Media Cost (per disk)
Production Start
80 X 12B disks 32 B
50 30 5
l,lO-B * l,lO-13 * l,lO_12
5.5 sec** 61.g msec lO0 msec
2000 hrs 5000 hrs
$2,000,000 (ROM) $130,000 $12,500
> lO years > lO years > lO years
$500 $350 $350
1982 1984 1984
*Wlth error correction
** Includes time to retrieve and mount disk
Table 1.1-1g: Optical disk specifications
1.I.2.2.4. Optical Tape
DOCdata from the Netherlands has a plan to store 600,000 Mbytes in one optical
tape Jukebox. The unit would consist of lO0 optical tape cassettes, which
hold 6000 Mbytes of information each, in a Jukebox arrangement. Each cassette
would hold 273 yards of the optical tape media, which is made of two
transparent layers separated by a metal layer. The transparent layer furthest
from the read/wrlte head has preformed holes 4 um apart. The metal layer
hides the holes until data Is written to the tape. During writing the write
laser would melt the metal Into the hole.
The writing method utilizes a parallel array of several hundred gallium
aluminum arsenlde laser diodes. This presents a significant reliability
problem in that It Is estimated that 10% of the lasers wlll be defective
without any w_y of replacement, which necessitates a 40% overhead correction
coding method. Also, the wiring interface for the diode array is a major
problem.
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The operating concept sounds promising, but the technology is still too
immature to fully assess its future potential and risk.
I.I.2.3 Projected Capabilltles
The projected capabilities for the mass storage options were derived using
analysis as described in section l.l.l.3 and also using personal contacts.
The objective was to develop generic models of the options that represent the
highest capacity, highest speed devices that can be available by IOC. The
generic models for on-llne mass storage (ground) can be seen in table l.l-20.
Capacity Transfer Rate Media cost
Gblts Mblts/sec dollars
Magnetic Tape 5000/tape lO00 500
Magnetic dlsk 35/devlce" 40 NA*
Optical disk 533/dlsk lO0 30
* Fixed dlsk device
Table 1.I-20: Generic models for on-llne mass storage (ground)
1.1.2.S.1 Magnetlc Tape
Following the current trends, magnetic tape will have very good
characteristics. The improvements in thls option wlll result from a
combination of new high energy tapes, and new head technology that will take
advantage of the new tape and allow greater areal density and hlgher data
transfer rates.
1.1.2.3.2 Magnetic Disk
The improvements In magnetic dlsk technology wlll come from new thln film
heads, vertical recording techniques, and new methods of coating the disk
surface. Recently, the rate of improvement in magnetic disk technology for
main frame and super computer applications has slowed. This Is a result of
inadequate funding for the development of these devices. Thls area will have
to be addressed before magnetic disk is ever to reach its potential.
I.I.2.3.3 Optical Disk
As important as the increased performance of the optical disk device in table
l.l-20 is that this optical disk device should be eraseable. Magneto-optlcal
disk is the ways that this may come about, although a phase change method
might also work.
1.1.2.4 Comparisons
Each option has characteristics that make it a better candidate for some
applications then others. By making various comparisons the best option for
each application can be chosen.. Preliminary relation of the options to
various applications can be seen in section 1.1.2.5. The general performance
characteristics of the expected IOC options can be compared In table l.l-20.
Other applicable comparisons include:
I. Cost of the media
I.I.2.4.1 Cost of the Media
Using the projected media costs, It can be seen that eraseable optical disk Is
more cost effective than magnetic tape. This Is llllstrated in figure
I.I-22. The resulting media cost per bit is:
Magnetic Tape
Optical Dlsk
$I0-lOlbl t
$5.6Xlo-ll/blt
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1.1.2.5 Application
Using the information developed in I.I.2.3 and I.I.2.4 it is possible to make
a preliminary relation of options to applications. The two driving
applications that need to be considered are:
A.
B.
On-ground buffering
On-ground archlvlng
The preliminary relaton of the options to the applications is shown in table
l.l-21.
NON-
ERASABLE ERASABLE
MAGNETIC MAGNETIC OPTICAL OPTICAL MAGNETIC
TAPE TAPE DISK DISK BUBBLE SEMICONDUCTOR
I
ON-GROUND I
BUFFERING I
I
ON-GROUND I
DATABASE I
Table 1.1-21
I I I
x I I x I
I I I
I I I
x I x I x I
I I I
Preliminary relation of candidate options to ground storage
applications
l.l.3 Off-Llne Storage
1.1.3.1 Description
This category includes the storage technology best suited to meet the
following off-llne storage requirements:
I. Long term (> 2 years) archlvlng of engineering data
2. Storage of manuals, specifications, and procedures
3. Archleval of customer data for up to seven days, pending
verification of receipt of each data set, with TBD time units
access to the data.
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The options in this category include the following:
I. Magnetic Tape
2. Optical Disk
3. Microfiche
4. Digitization techniques
I.I.3.2 Option Characterization
1.I.3.2.1 Magnetic Tape
See section I.I.2.2.1 for characterization of magnetic tape.
I.I.3.2.2 Optical Disk
See section I.I.2.2.3 for characterization of optical disk.
1.1.3.2.3 Microfiche
Microfiche Is an option for the off-llne storage of manuals, specifications,
and procedures. Microfiche has been used for document storage since the
1940's with good results. Documents are stored by making a photo-reduced
negative of the document. As many as 252 of these negatives can be arranged
on a 4.1 inch by 5.86 inch card to make the master fiche. Copies of thls
master are easily and inexpensively made. Typically, the cost to produce the
original fiche is around $10.00 and the cost to produce copies is lO cents
apiece. To compare data densities between microfiche and the other options,
it is assumed that it takes a flle of 400 Kblts to store an average A size
document. Given that a single microfiche can store up to 252 A size
documents, this equates to the storage of lO0 Mblts of data per microfiche at
an areal density of 4XlO 6 bits per square inch, which is in the neighborhood
of the areal density of magnetic tape and magnetic disk.
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The equipment to produce microfiche costs approximately $150,000 for a
complete setup that can process about 900 documents per hour. The viewing
equipment ranges from inexpensive (less than $500) microfiche readers to
sophisticated computer retrieval and display systems. Image Systems Inc.
(ISI) is a company that manufactures computer based microfiche systems. One of
their systems, the ISI-4000 can store 780 microfiche cards in a carousel and
access any document, on any fiche in under 3 seconds. The price for a basic
ISI-400 is around $9000.
I.I.3.2.4 Digitization Techniques
Digitization techniques (converting paper data to digital data) Is an option
for off-llne storage of manuals, specifications, and procedures. The basic
digitization technique entails digitizing a document and storing the
information on optical disk. Advantages gained from thls technique include:
centralized storage of up to date data, storage of non-textual images (i.e.
engineering drawings, etc.), and fast access to the off-line data. Companies
currently developing such digitization systems include Integrated Automation,
and Filenet Corporation.
A typical scenario for the use of a digitization system is as follows. After
producing an engineering drawing, an engineer would take It to a central
document control station, where it would be fed through a document scanner.
The document scanner would convert the drawing from its paper form to a
digital file. This digital flle would then be cataloged and stored on an
optical dlsk that Is contained in an automated Jukebox. Thls Jukebox would
typically contain lO0 optical disks. Disks may also be inserted and removed
through a special port, thus allowing for off-llne storage of the data in a
library. Anybody needing to use the drawing may now call it up on a high
resolution screen. If a hardcopy is desired It can be produced on a high
quality laser printer. The advantages of the above scenario include: access
to centrally stored, up to date drawings, computerized storage of images, and
fast access to the data. Central storage of data is important because it
allows everyone to have access _o the same drawings, thus preventing the
situation where somebody still has out of date information in their own filing
cabinet.
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The cost breakdown of a typical system is as follows:
Document entry station
Optical disk Jukebox
Workstation
High quality laser printer
$37,000
$I00,000
$15,000
$I0,000
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1.2 MAN/MACHINE INTERFACE
To take the fullest advantage of the capability of the onboard crew, the
man/machine interface (MMI) equipment must embody several state-of-the-art
technologies integrated into eFFicient, user Friendly workstations, or MPACs
(Multipurpose Application Consoles).
The Space Station RFP, and especially the Customer Requirements for Standard
Services (CRSS) document impose several requirements on the MMI including
presentation of video as well as color graphics and text information, portable
workstations, and customer quick look capabilities. In addition, to enhance
user friendliness, the use of standards shall be used as much as possible
particularly in the areas of graphics and Video presentation, and data system
interfaces.
1.2.1 OUTPUT
1.2.1.1 Display
1.2.1.1.1 Description
Advanced electronic display media development holds one o? the keys to
effective integration of the space station crew workstation electronic
systems. This is true whether they are employed in a large-area multimode
display or in multifunction keyboards or touch-panels. Using display
technology, the space station crew workstation can be decluttered by replacing
single Function instruments and switches with multimode, multifunction
devices. Sperry will undertake a detailed assessment of advanced display
media including the CRT and Flat panel technologies For space station
applications.
Before proceeding, the characteristics important to display media must be
identified in order to make comparative judgements of the advantages,
disadvantages and limitations of the various media. The characteristics
deemed oF importance are listed below.
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Cost
Power Consumption
Size
Luminous Efficiency
Contrast Ratio
Resolution
Color Capability
Grey Scale
MTBF
Ruggedization Requirements
Highest Voltage
Temperature Range
Uniformity
The options to be considered for space station displays are as follows:
Plasma Display Panels
Cathode Ray Tube (CRT)
Light Emitting Diode Flat Panel
Liquid Crystal Flat Panel
Electroluminescent Flat Panel
CRT Technology
Before getting into the discussions of flat panel display media, let us look
at the overall advantages and disadvantages of the two major display media
types, i.e., CRT and flat panel.
The CRT has several inherent disadvantages which has led technology to the
development of the flat panel. These are:
0
0
0
0
0
Depth/Bulk
Limited Life
High Voltage
Not directly Digital Compatible
Possibility of Catastrophic Failure
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l]ne constraints of the CRT's electron optics determine the above
disadvantages. High resolution with good edge focus necessitate relatively
narrow deflection angles resulting in considerable depth and weight. This is
a primary motivation for the development of alternate electronic displays such
as the flat panel. Valuable space and weight savings can be obtained in the
space station and other avionics applications when an appropriate flat panel
display is developed. When the CRT is used at high beam current the
phosphorus covering has a limited lifetime, in addition, a high voltage is
required for the beam acceleration. Another disadvantage is that the CRT is
not directly digitally compatible, although, this disadvantage can be
considered minimal since the modern scanning techniques make the CRT readily
addressable. In the past, the fear of catastrophic failure was of concern.
This was primarily due to the poor design and now ruggedized CRTs have now
reached the respectable MTBF of 3,OO0 to 5,0OO hours. Further refinements
will enhance this reliability, although not to the point of future solid-state
flat panel displays.
Plasma Display Panels
Plasma display panels (POPs) are by far the most popular of the commercial
flat panel displays, accounting for nearly as large a market share as the
other technologies combined. They are a well established technology and the
basic characteristics and limitations are unlikely to change significantly in
the foreseeable future. All POPs utilize a noble gas (usually neon) that
ionizes at a specific threshold voltage (Vth) and remains ionized at a lower
sustaining voltage (Vsus). The usual plasma device consists of an array of
individual cells arranged in a matrix form at the intersection of anode and
cathode conductors which form electrodes on the surface of the glass plates
used to contain the gas. One of the electrodes is made transparent for
viewing the discharge. The discharge process is not very efficient, typically
providing about 0.5 Lm/w.
PDPs may use one of four basic technologies: DC, AC, AC-DC hybrid, or
(3as--Electron-Phosphor (GEP). Most produce an image directly by means of the
glow of the noble gas (most DC, all AC, and all AC-DC hybrid).
Gas.-Electron-Phosphor (GEP displays, however, extract electrons From the
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ionized gas and use them to excite CRT-type phosphors on the display screen.
In similar fashion, some photoluminescent DC POPs use invisible ultraviolet
radiation from the ionized gas to excite phosphors.
Conventional OC plasma displays consist of electrodes sealed in a neon-filled
glass envelope. At any area on the display where voltage exceeds Vth, a
reddish-orange glow appears. A voltage of V across the entire display
sus
maintains the glow, without providing sufficient voltage to excite any further
glow at any other areas of the display. This gives plasma displays an
inherent memory capability.
Two difficulties with DC plasma displays are the large number of drive
circuits required (especially for an unformatted matrix) and contamination
problems between the electrodes and the noble gas mixture. Another limitation
of DC POPs is that brightness is inversely proportional to area. Therefore,
they cannot be much larger than a page in size and still retain sufficient
brightness. Displays larger than this can be built only by connecting
together a number of smaller displays.
AC plasma dominates the larger display field. This technology results from
work at the University of Illinois to solve the contamination problems of DC
plasma displays. The solution was to place the electrodes outside the glass
envelope, out of contact with the gas mixture. Later refinements placed the
electrodes back on the inside glass surfaces again, but this time protected
from the gas mixture by a thin film, dielectric insulator. In addition to
insulating the electrodes, the dielectric insulator creates a circuit element
that provides a capacitive storage. As a result, once a picture element is
turned on, it stays lit until it is turned of? by an appropriate pulse
sequence. This memory eliminates the need for display refresh. The overall
quantity of electronics is the same as for DC plasma, since a driver is
required for every row and column. But unlike DC plasma displays, brightness
is independent of display area. Therefore, maximum size of AC plasma displays
is limited only by manufacturing constraints and physical factors, such as the
ability to manufacture large, fine electrode grids on glass, and the overall
weight of the final product.
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The third plasma technology, RC-DC hybrid, combines characteristics of RC and
DC panels. These displays use a DC-based system that "primes" the gas, making
it easier to turn on and address pixels. Rt the same time, a set of RC
electrodes controls the display to achieve pixel memory. The
gas-electron-phosphor technique uses a series of U-shaped cathodes running the
height of the display that produce a cold-cathode glow discharge. There is an
anode grid in front of the cathodes, criss-crossed by a matrix of row and
column electrodes. When both a row and a column electrode are excited, an
anode glow forms at their intersection. R video grid extracts electron beams
from this glow and modulates their intensity. They are then accelerated
through high-voltage spacers, striking and exciting CRT type phosphor dots on
a face plate.
GEP technology re-introduces some of the problems of DC PDPs. Since it
requires scanning, brightness is once again inversely proportional to the
number of elements being scanned. Rlso, flicker once again becomes a
consideration. However, these problems can be addressed just as they are
addressed in a CRT; high quality phosphors can increase brightness, and long
persistence phosphors can be used to reduce flicker. Rlso, GEP technology can
accommodate color through the use of color CRT type phosphors.
Light Emitting Diode (LED) Displays
Light emitting diode technology is based on an electroluminescent phenomenon
referred to as "carrier injection electroluminescence." In the presence of an
electric field of proper polarity, loosely bound electrons on the n-doped side
of an pn junction are injected across the diode junction region. Upon
entering the p-_oped region as minority carriers, they combine either by
direct or indirect band gap transitions with majority carrier holes, thereby
producing light.
This recombination can be either radiative or nonradiative. The primary
objective in LED technology is to maximize the light output by increasing the
probability of radiative recombination and decreasing the probability of
nonradiative recombination. Primary success has been achieved in forming
efficient light-emitting junctions in single crystalline solid-state compounds
•From group iZII and group V _lements in the periodic table, these include: GaP
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(green, yellow, orange and red emission), GaAsP (orange and red emission), and
GaInP (yellow emission). Other less efficient compounds remain in a less
developed state due to a combined lack of commercial interest and government
support. GaN falls in this category, but is noteworthy because it has the
potential For producing a Full-color display. Military development efforts
have resulted in LEDs having improved reliability, long life, and ruggedness.
A difficult technical problem has been developing techniques that improve I.ED
efficiency, although substantial progress has been made in this area. Todays
commercial LED devices typically require considerable more injected electrons
?or each photon that is emitted. Measured efficiency figures vary for the
gallium-arsenide-phosphide range of LEDs, which are commonly used and
commercially available type, and emit in the spectral range from red to
green. As a ratio of GaP to GaAsP increases, the quantum efficiency rapidly
falls off. But because of the increasing efficiency of the eye over this
spectral range, the luminous efficiency remains very nearly constant. Thus a
range of materials is available covering the spectral band from red to green,
and all having an efficiency approaching i Lm/w.
Simple numeric 7-bar LED displays developed specifically for aircraft use are
now commercially available and have been extensively tested under high
brightness conditions. Red, yellow or green emitting bar chips have been used
to form 4 mm-high numerals. Chips are mounted on a multilayer thick-film
circuit which has a black dielectric layer on its top surface to increase
contrast. The wire bonds to the LED chips are kept short to minimize
reflections. It has been found necessary to use filters in front of the
display to increase contrast. With this filter/display combination, excellent
legibility has been reported in illumination levels up to lO lux, with power
consumption of less than 0.2w per character.
Attempts have been made to provide area arrays for aircraft use, but this
presents altogether more Formidable problems. Apart From the very serious
problem presented by the low luminous efficiency of LEDs, the difficulty of
Fabricating an array of up to IO elements at an economic cost generally
implies monolithic structure. Unfortunately, monolithic arrays tend to be of
lower efficiency than discrete chips. Limits to the size of matrix arrays are
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set both by the problem of high-yield production of large arrays and also by
the difficulty of providing the high-current, short-duration pulses necessary
to drive matrices of more than about 64 x 64 elements. Thus it has been
necessary to build up larger LED arrays in the form of a pattern of modules.
The primary development thrust on LEDs for use in military aircraft displays
has been in green (5650A) GaP monolithic chip arrays suitable ?or forming the
mosaic surfaces of two and ?our edge abuttable dot-matrix display modules.
One quarter inch square, 64 pixels/inch monolithic chips that utilize a planar
flip-chip solder re?low interconnection structure have been successfully
demonstrated. The planar flip-chip structure, in addition to being
well-suited to automated chip placement on and bonding to the underlying
electrical inter?ace ceramic, provides the display observer with a direct view
of the light emitting diode junctions (i.e., through the transparent LED chip)
that is not obscured by electrical leads or connections. The resulting
structure has been demonstrated to provide luminance outputs suitable for
sunlight legible graphic portrayal. The structure is also well-suited to the
application of anti-reflective refractive index matching surface layers which
initial testing indicates should permit a significant reduction in display
surface/driver operating power when the technique is fully developed. Tests
conducted on lgBO GaP monolithic LEDs resulted in average pixel luminance
outputs of greater than 1,10O fl using the 0.5mA average LED drive current (at
2.75 volts) and 500 Hz refresh rate/0.5% pulse cycle drive condition employed
in the 3 in x 4 in, 75 fl Multi-Mode Matrix Concept Demonstrator Display
delivered in 197B. The power required to drive a 64 pixel/inch optically
Filtered 1 inch by 1 inch graphics LED module, having a typical 20 percent
load pattern operating at a contrast ratio o? 50 in a lO,O00 ?c viewing
environment, is approximately one watt including drivers. The luminance
improvement has resulted almost totally from improvement in materials and
device proc_sslng techniques rather than From the optical enhancement
processing techniques which are still in the last stages of development.
Further development effort is still required to produce the same legibility at
the maximum demonstrated resolution of 126 pixels/inch needed to match or
exceed the resolution of current CRT displays used in aircraft For the
portrayal of video information.
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The construction of large display surfaces using standard 1 inch x 1 inch LED
display modules offers a numberof advantages over CRTsincluding (1) the
ability to build displays satisfying a variety of different size and shape
requirements using componentswith knowndisplay capabilities, (2) the F_ct
that even though the numbero? individual displays needed For each military
application is small, the numberof modules needed is large enough to justify
a high degree of production automation and (3) the interchangeability of
modules results in a reduced logistics inventory requirement. The basic
problem associated with modular display construction is the very tight
mechanical tolerances that must be achieved to provide the intermodule
alignments and spacings needed to give the appearance o? a continuous display
surface having equal pixel spacing throughout. Experience gained in the
construction of two and four-edge abutted modular displays having 64
pixels/inch resolutions, has shown that the tolerances which must be met to
produce modular LED displays at up to 125 pixels/inch resolution are feasible.
One very promising area for the application of the bright green monolithic I..ED
modules (64 lines/inch) is in the form of full-surface display for
programmable, multilegend switches. NASA-Langley and the Air Force have
supported research in this application area which has led to the development
highly reliable and unique graphic/alphanumeric switch technology. This new
technology offers excellent potential for consolidation of workstation
controls and presentation of backup display information.
Several development and evaluations have been performed on discrete tricolor
LED arrays. These displays are fabricated by alternating red and green LEDs
to form an X-Y array. They have been fabricated in several sizes, including l
x 3 inch modules, and have edge abutted several modules to form a 3 x 4 inch
tri-color display at 24 dots per inch. Three discrete colors are obtained as
follows:
0
o
o
Red - Red LED Lit only
Green - Green LED Lit only
Yellow - Red and Green Lit
24 dot per inch tri-color LED experiment displays have had excellent results.
The basic problems of this approach in the workstation are high power
consumption and high costs.
l'he Air Force, Canadian Government, and NASA-Langley have embarked on a
program to develop tricolor LED technology in monolithic form (hopefully a
less expensive approach) as a part of the Crew Station Technology program at
Langley. The goals of the program are to achieve true monolithic tricolor L.ED
modules with the increased resolution of 64 lines/inch, better uniformity in
brightness and color, and lower production costs. It is envisioned that two
major application areas may result: (i) direct use of tricolor LED modules in
programmable multilegend, multifunction switches and keyboards and (2)
medium-sized tricolor videographic displays through use of edge abutting of
modules. Phase I of the program is nearing completion, the development of the
tricolor monolithic modules, and Phase 2 will begin shortly, the development
o? a tricolor multilegend switch.
Liquid Crystal Displays (LCD)
According to Dr. Joseph Costelano, President of Stanford Resources, a research
firm specializing in flat panel displays, by lgB6 liquid crystal displays will
replace plasma displays as the most popular flat panel graphics display. This
will be due to the huge investments of a large number of 3apanese companies
and LCDs will account for over a third of the display sales in lggo. Most of
these sales will be in the low end, low information market.
Commercial developments have concentrated on numeric displays, with liquid
crystal displays replacing light emitting diode displays in the current watch
and calculator markets because of their low power consumption and lower cost.
Many varieties of LCDs are being developed in Japan, the U.S. and Europe, and
display conferences have been replete with demonstrations of the new
technologies. Recent applications of liquid crystal displays range from a O.B
by 1.O inch color television with a LC display of 240 by 320 picture elements,
to a message board incorporating 1024, 2 inch by 2 inch liquid crystal pixels,
suitable for store signs and message centers.
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The Department of Defense efforts have concentrated on the development of
video displays to present imagery such as graphics and alphanumerics. Optical
projection and fiber optics expander techniques are currently being developed
in order to increase resolution and enlarge display areas.
All liquid crystal display devices make use of the ability of liquid crystals
to reflect or refract ambient light differently when acted upon by voltage
and/or heat. The liquid display devices are therefore non-emissive and use
electro-optic materials to modulate light by means of scattering, fire
fringence, solarization, absorption, or combinations of these optical
effects. Three main types of liquid crystal displays are most commonly used:
Twisted-nematic field effect, active matrix, and smectic liquid crystal
displays. Work on a dye-based phase-change phenomena shows promise For Future
displays.
Liquid crystals are basically organic liquids with very long molecules, so
that over a fair range of temperatures the intermolecular forces cause the
molecules to be aligned in an ordered structure. This structure gives rise to
different physical characteristics including dielectric constant, refractive
index, and magnetic susceptibility. With the application of an electrostatic
Field molecular alignment can be modified, which in turn alters the optical
properties and appearance of the liquid crystal display.
Two modes of operation are available in the twisted-nematic field effect
liquid crystal display: The field effect mode which uses light polarizers to
provide contrast between the reflected and absorbed light and the dynamic
scattering mode which uses light traps to provide contrast between the
scattered light and specularly reflected light.
The twisted-nematic field effect liquid crystal display co_isists of two glass
plates with rows and columns of transparent conductor lines. Sandwiched
between the two plates is the liquid crystal mixture. The front glass plate
has a transparent polarizing filter. The back glass plate has a reflecting
polarizer, oriented at 90 ° to the polarizer on the Front plate. When no
current is applied to the conductors, the liquid molecules take up the
orientation which is determined by the intermolecular forces within the liquid
and also by any directional structure on the surface of the electrodes. This
orientation is a spiral shaped structure joining the two glass surfaces,
giving the light a 90° twist. On applying an electrical current, the crystals
line up and let light pass through uneffected. Cells with no current applied
reflect-ambient light, and appear light colored. The light passing through
the Face plate is polarized in one direction, then gets twisted go ° by the
liquid crystal, allowing it to pass through the back-plate polarizer, which
reflects it Forward again. As it passes through the liquid crystal again, the
light gets a second 90 ° twist, reorientating it to its original position and
thus allowing it to pass out through the polarized Face plate. Conversely,
cells with current applied absorb ambient light, and appear dark. In this
case, light is polarized in one direction by the front ?ace plate, and passes
through the aligned liquid crystal unaffected. When the light reaches the
back plate, whose reflective polarizer is orientated go ° opposite that of the
Front plate, it is blocked. Therefore, light is not reflected back again, and
the cells appear significantly darker than the surrounding cells.
A reflective display can be made using the dynamic scattering mode technique.
This type of display eliminates the use of polarizers but uses light traps to
provide contrast between scattered light and specularly reflected light. The
dynamic scattering mode liquid crystal display must have external illumination
For nighttime viewing.
In order to implement graphics, a multiplexing scheme allows addressing of a
matrix of elements. One difficulty is the slow response time of the liquid
crystal as they reorientate themselves. Extensive multiplexing compounds this
problem and limits the area of the total conventional twisted-nematic Fiold
effect liquid crystal display.
Active matrix LCDs offer one solution to the above problem. This type of LCD
uses an array of thin-film transistors as internal switches to turn _ach
elements on and off. Higher information displays can be obtained due to the
much Faster switching times. However, difficulties in making defect Free
transistor arrays have limited this technology.
Thermally-addressed smectic LCDs use a liquid crystal material that requires
both voltage and heat for activation. Therefore, instead of a conventional
matrix of conductors, smectic displays use one plane For delivering voltage to
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each cell, and the second plane for delivering heat. The key advantage of the
technology is that once activated, the cells maintain their condition without
refreshing. This simplifies the electronics, and provides for a much larger
display. However, display time is slow and drivers required to handle the
heating requirements are expensive.
Another liquid crystal mechanism which is important for potential application
in the space station workstation is the cholesteric-nematic phase change
display. A pleochroic or dichroic dye material is uniformly mixed with the
host liquid crystal molecules. The appearance from the front surface of the
crystal cell depends on the alignment of the dye molecules, and is colored in
the cholesteric phase and transparent in the nematic phase. The phase change
is brought about by an application o? a voltage field which causes a complete
change in the arrangement of the liquid crystal molecules. This is a much
faster effect than in the twisted-nematic cell -- Although. with the penalty
of a voltage which is usually at least switch that of the twisted-nematic
displays. A further advantage of this display is the improved angle of view
compared with the twisted-nematic type.
Electroluminescent (EL) Displays
Several different techniques have been developed to utilize the phenomenon of
field-excited luminance. In the past several years considerable progress has
been made in overcoming some of the basic problems of this technology.
Electroluminescent (EL) displays can be divided into AC and DC types
corresponding to whether they are driven by AC or DC voltage. In each type,
the devices may be fabricated with powder EL or thin-film EL materials.
The simple concept of exciting luminescence in phosphor powders by the
application of an electric field was first put to practical use in AC-driven
panels in which a ZnS phosphor powder was held in a plastic binder. This
method has found widespread use in simple types of on/off displays, and also
in aircraft for the lighting of cockpit instruments. Early examples of this
type of panel has a poor reputation for life and luminance, but it later
became possible to achieve lives of over 10,OOO hours at luminances of 30
2
candelas per square meter (cd/m) or more.
Much research has been directed towards alphanumeric and matrix displays based
on EL technology, but with the Re-excited powder-binder type of EL, the
presence of half voltages on unaddressed elements causes a significant loss of
contrast. Although, this has been largely overcome by coating the rear
surface of the EL layer with an auxiliary material having a highly nonlinear
current/voltage characteristic. The high voltages and low overall efficiency
of this technique effectively rule it out of contention for aircraft use. An
alternative of using an individual store or latch with each element has also
been explored. Using the thin-film transistor technique luminances of 100
cd/m 2 have been obtained on 120 x 100 element panels.
in the early seventies, a development effort led by Sigmatron succeeded in
fabricating AC thin-film EL devices with reasonable life brightness.
Recently, researchers at Sharp Corp. have made a significant breakthrough in
achieving medium high brightness and long life AC thin-film EL panels. The
reliability of the devices not only depends on the quality of the
polycrystalline manganese-_doped ZnS layer, but also on the breakdown strength
of the insulating layers sandwiching the ZnS layer. This EL mechanism is
believed to be due to the electron impact excitation of the manganese ion.
Since the light output of device is directly proportional to the charge
flowing through the capacitative layers per pulse, the number of pulses per
second and the voltage across the ZnS film, one expects to have higher
efficiency if high dielectric constant and breakdown strength insulator films
are used. The sharp voltage threshold, Fast turn-on and turn-off response
times, and high peak brightness make this device one of the attractive
candidates for a refreshed matrix display.
In the thin film EL devices, a black layer acts as a light absorber, and since
the layers in front of it can be made to be transparent, less than 0.5 to 1
percent of the light is reflected back. In a 10,000 foot-candle ambient light
environment panels can achieve a contrast ratio in the range of 1.6 through
g.1 to 1 with 15 to 200 foot lamberts of panel brightness. This is an
enormous advantage as compared with powdered phosphor, and means that, by
comparison with earlier EL displays or with monochrome cathode ray tubes,
adequate contrast can be obtained with much less panel brightness or luminance.
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Unfortunately, in the case of thin-film EL display panels, the achievement of
fairly good contrast ratios in a high ambient light environment may not be
good enough For the cockpit.
Recently, a specially developed 6 inch TFEL panel (Tri-Service/NASA effort)
was driven by an experimental raster (video) generator which produced an
integrated EADI (electronic attitude director indicator) and EHSI (electronic
horizontal situation indicator) flight display at 240 x 320 pixels at 60 Hz,
Noninterlaced (Repeated Field). The displays produced were flicker free and
showed good grey scale capability. The update rate of the symbology was
approximately 20 Hz, which resulted in very smQoth display animation. These
initial tests will be followed by full laboratory evaluations and part-task
simulator evaluations.
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1.2,1.1.2 Option Characteristics (Continued)
c) Risk Assessment
Option #i - CRT
This is a level 6 technology readiness level; Prototype/ engineering model
tested in relevant environment.
Option #2 - Plasma Display Panels
This is a level 4 technology readiness level; Critical
?unction/characteristic demonstration.
Option #3 - Light Emitting Diode Displays
This is a level 4 technology readiness level; Critical
function/characteristic demonstration.
Option #4 - Liquid Crystal Displays
This is a level 4 technology readiness level; Critical
?unction/characteristic demonstration.
Option #5 - Electroluminescent Displays
This is a level 4 technology readiness level; Critical
Function/characteristic demonstration.
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1.2.1.1.3 Projected Capabilities (Continued)
f) Key Drivers
CRT
CRI" technology is mature but the main drivers for the space station will
be a space qualified CRT. Work must be done on ruggedization and meeting
the environmental constraints imposed by a space environment.
Plasma Display
Plasma technology is progressing satisfactorily. Problems such as slow
update, contamination etc. are being resolved. The key driver to the use
o? a plasma display on the space station will be the development of a full
color display.
Light Emitting Diode Display
Recent light emitting diode technology has improved the reliability,
longevity and ruggedness of the LED display. The key to LED usefulness
will be an improvement in efficiency, and the development o? full color.
Liquid Crystal Display
The key drivers to a liquid crystal display will be the development of
large full color display.
Electroluminescent Displays
The key drivers for a useful electroluminescent display is to increase the
brightness and develop a large full color screen.
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1.2.1.2 Speech Synthesis
1.2.1.2.1 Description
Digital voice recording is the simplest way of producing speech
electronically. Spoken words are converted to digital codes using an analog
to digital converter and stored in a storage medium. The codes can then be
retrieved in the proper order and converted to speech throug h the use of a
digital to analog converter.
The most common means of encoding speech to digital signals is through pulse
code modulation (PCM). Each amplitude of the speech signal is represented by
a different digital code. A minimum length of 12 bits must be used in order
to accommodate the range of amplitudes found in human speech. To preserve
speech quality the speech must be sampled every O.O001 o? a second. It is
interesting to note that this sampling rate of I0,000 time a second with a 12
bit digital code will require 120,000 bits of storage location every second.
It becomes immediately obvious that tremendous storage requirements are needed.
In order to reduce the storage requirements for PCM, a method called coded
variable-slope delta modulation (CVSD)can be used. This method uses a
digital code to represent changes in amplitude for adjacent samples. Thus,
the number of bits required in each code depends on the difference in
amplitude between samples. As the number of samples increase, the encoding
bit requirements decrease. Sample rates in CVSD systems generally exceed
16,000 bits/sec.
A recent development in limited vocabulary speech synthesis is time-domain
encoding. The data stored represents speech waveforms that have been
compressed as a function o? time. A synthesizer then decompresses this data
to Form speech output. Only that data which the human ear uses to understand
speech is stored, i.e., the frequencies produced and their power spectrum
closely resemble the original waveform. Component frequencies are chosen so
that the time-domain waveform can be represented by a small number of bits.
Bit rates as low as 500 per second have been reported For some vocabularies.
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Another concept, parametric encoding, generates speech by controlling an
electronic synthesizer which produces complete words and phrases. The
circuits actually simulate the functions of human anatomical features that
produce speech. The most popular method of parametric encoding is a technique
called linear prediction. Linear predictive coding (LPC) has been perfected
to a point where it has become the best understood and most widely used method
of speech systhesis.
Instead of storing words, the LPC systems separate words into sounds which
constitute speech. Forty speech sounds called phonemes can be produced using
sixteen vowels and twenty-four consonants. By using these forty phonemes, an
LPC system can construct any word or phrase, although the synthesized speech
is of poor quality. To improve speech quality, phonemes which are adapted to
the speech environment in which they will be used (called allophomes) are
used. These allophomes can be viewed as phonemes that have been conditioned
to more accurately reproduce speech. Most systems use on the order of 128
allophomes and are linked together by a speech algorithm which provides
parameter smoothing and adjustments in pitch and &mplitude. The options to be
considered here are Digital Voice recording and limited vocabulary output
systems. Also to be considered are control action confirmation and data entry
confirmation technology which can incorporate either of the above voice
synthesis technologies.
In order to make comparative judgements of the advantages, disadvantages and
limitations of the voice synthesis technology options, the following
characteristics have been deemed important.
Cost
Power
Storage Requirements
Computational Loading
Total Word Capability
Response Time
Speech Quality
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1.2.1.2.2 Option Characteristics (Continued)
c) RISK ASSESSMENT
Option #I - Digital Voice Recording
This is a level 4 technology readiness level: critical
function/characteristic demonstrated.
Option #2 - Limited Vocabulary Output System
This is a level 3 technology readiness level; conceptual design tested
analytically or experimentally.
Option #3 - Control Action Confirmation
This is a level 3 technology readiness level; conceptual design tested
analytically or experimentally.
Option #4 - Data Entry Confirmation
This is a level 6 technology level; prototype/engineering model tested in
relevant environment.
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1.2.1.2.3 Projected Capabilities (Continued)
e) Key Drivers
Diqital Voice Recordinq
The key driver to improving the digital voice recording systems will be to
reduce the large storage requirements and sampling rates. New and
improved methods must be developed to encode digital speech information.
Limited Vocabulary Output System
The key driver for limited vocabulary output systems will be the reduction
of the data rate. The lower bit rate will mean longer on-of? signals
resulting in superior bit reliability, lower power and reduced storage
requirements.
Control Action Confirmation
The key to control action confirmation will be the system integration and
complex software associated with coordinating voice synthesis with complex
control action confirmations.
Data Entry Confirmation
Data entry confirmation is being used in may commercial applications. The
technology is well developed and key drivers will be in the improvement of
the voice synthesis techniques above.
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1.2.2 INPUT CONTROLS
1.2.2.1 Manual
1.2.2.1.1 Description
Traditionally, cockpit input control devices have consisted o? switches, push
buttons and control columns interacting with software controlled systems.
Nith the improvement in display technology the electronic display is
considerably more versatile and offers the opportunity to greatly improve the
transfer o? information between the crew and space station systems and
subsystems. In order to realize the maximum benefit From present display
technologies, the workstation must be a place of highly eFFicient man/machine
interrelationships and possess input control capabilities to promote crew
eFFectiveness in all situations.
The Following is the list o? the current manual input control device options
to be considered For use on the space station.
Keyboard
Touch Panel
Joystick
Light Pen
Graphics Tablet
Mou se
Trackball
Multifunction Switches
8O
Keyboard,
The keyboard is the oldest and most common method for display input. Commands
are typed on an alpha-numeric keyboard and interpreted by a processor which
controls display processing to the screen. Keyboards tend to consume space
since the keys must be large and suFFiciently spaced For ease of pressing
without errors.
Touch Panel
There are two main types of touch panels in use today, optical type panels and
resistance or capacitance panels. Rows of light emitters and receptors along
the screen perimeter are used in the optical system. The touched location is
determined by which beams are broken. The spacing of the optical components
determines resolution, which is usually low and on the order oF a O.1 inch.
The other type panels possess a resistive or capacitive characteristic when
the Finger touches the screen or may sense an acoustic echo from the touched
position. These systems tend to have a higher resolution on the order of O.O1
inch. Problem areas in touch panel systems include this limited resolution,
smearing of Finger prints on the face plate and operator Fatigue.
Joystick
The joystick consists of a spring-loaded rod which when tilted controls the
direction and speed of a cursor as a Function of the direction and angle of
the rod. Rapid displacement with relatively high resolution are its main
advantages.
Light Pen
The light pen consists o? a stylus containing a photocell which produces an
electronic signal when it is placed on the screen and detects light.- The
signal is sent to a processor and screen location determined. Problems
associated with the light pen are operator Fatigue and the extra soFtware and
hardware required to identify pen position.
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Graphic Tablet
The most widely used of the graphic input tools is the graphic tablet. The
position of a movable cursor unit is sensed as it moves over a flat surface.
This surface has x and y wires embedded in the surface which emit electrical
or acoustic signals as the cursor is moved over the surface. This data is
then translated into digital coordinate data for transmission to a processor.
The precision capabilities of the surface may exceed that of the manipulative
capabilities of the operator due to the limited hand/eye coordination
possessed by human operators.
Mouse
The mouse is a puck-like device which is rolled against a flat surface to
provide cursor control. The main advantages of the device is the rapid cursor
movement and they can be used on an ordinary desk top. Tracking errors may be
induced by slippage or lifting the device. The use of a mouse in a zero g
environment may be questionable.
Trackball
Trackballs are balls set in sockets and rolled in the palm of the hand.
Cursor movement is in the direction of the ro11 at a rate proportional to
rotationaly speed, Precise cursor positioning is possible because of the
small cursor increments with respect to large angular ball displacements.
Multifunction Switches
Multifunction switch concept is based on discrete alphanumeric LED flat packs
or liquid crystal display technology. Multifunction panels generally consist
of three areas: a mode select area, scratch pad area and programmable-legend
key area. Much work development work needs to be done in the data busing and
software development areas. Also, much human Factors work needs to be done to
determine how to blend this new multifunction technology into a more automated
workstation environment.
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1,2.2.1,2 Option Characteristics (Continued)
c) Risk Assessment
Option ##1 - Keyboard
This is a level 7 technology readiness level - Engineering model tested in
space.
Option #2 - Touch Panel
This is a level 6 technology readiness level - Prototype/ Engineering
model tested in relevant environment.
Option #3 - Joystick
This is a level 6 technology readiness level - Prototype/ Engineering
model tested in relevant environment.
Option #4 - Light Pen
This is a level 6 technology readiness level - Prototype/ Engineering
model tested in relevant environment.
Option ##5 - Graphic Tablet
This is a level 6 technology readiness level - Prototype/ Engineering
model tested in relevant environment.
Option ##6 - Mouse
This is a level 6 technology readiness level - Prototype/ Engineering
model tested in relevant environment.
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Option #7 - Trackball
This is a level 6 technology readiness level - Prototype/ Engineering
model tested in relevant environment.
Option #B - Multifunction Switches
This is a level 5 technology readiness level - Component/ Brassboard
tested in relevant environment.
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1.2.2.1.3 Projected Capabilities (Continued)
i) Key Drivers
K.eyboard
Keyboard technology is mature. The key drivers for space station keyboard
use will be the reduction in size, weight, volume and meeting
environmental space qualifications requirements.
Touch Panel
Touch panel technology is mature. Problems such as limited precision are
limited by Finger width and cannot be considered a driving Force. All
things considered, there is no key driver ?or touch panel technology.
3oystick
Joystick technology is mature with many applications. Meeting
environmental space qualification is the only key driver associated with
the use oF joysticks on the space station and this presents no problem.
Light Pen
Light pen technology is mature with many applications. Meeting
environmental space qualifications is the only key driver associated with
use oF light pens on the space station and this presents no problem.
Graphics Tablet
Graphics tablet technology is mature. Meeting environmental space
qualifications is the only key driver associated with the use oF graphics
tablets on the space station and this presents no problem.
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Mouse
Mouse technology is mature with many applications. Meeting environmental
space qualifications is the only key driver associated with the use o? a
mouse on the space station and this presents no problem.
Trackball
Trackball technology is mature with many applications. Meeting
environmental space qualifications is the only key driver associated with
the use o? a trackball on the space station and this presents no problem.
Multi?unction Switches
Multifunction switches are well on the way to being a mature technology.
The key driver to success?ul use of multi?unction switches on the space
station will be the system integration and so?tware development task.
1.2.2.1.4 Re?erences
i) Dr. E. B. Davis and Dr. I. B. Peckham, "New Developments in Cockpit
Human Interfaces," Royal Aircra?t Establishment, Farnborough,
Hampshire, England.
2) J. K. Krouse, "Selecting a Graphic-input Device for CAD/CAM," Machine
Design, pp. 75-80, 1982.
3) "Positioning and Tracking Controls for the Human Operator,"
Measurement Systems, Inc., 121 Water Street, Norwalk, Connecticut
06854, USA.
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1.2,2.2 SPEECH RECOGNITION
1.2.2.2.1 General Description
Speech recognition by computer controlled electronics is now receiving a great
deal of attention from the commercial sector of the marketplace. Several
companies in this country and in Japan have products that will recognize
speech, however there is no product now available that will achieve the goal
of understanding normal human conversation. Speech recognition is evolving
with more capability but it is unlikely to expect dramatic leaps of technology
in the near future.
Automatic speech recognizers are composed of sound analyzers followed by word
classifiers. The sound analyzer usually performs bandpass filtering on the
microphone derived signal and generates a time sequence o? frequencies and
amplitudes in digital form. The key differences between voice recognition
systems are the nature o? the subsequent analysis and the methods of
classification o? words.
The most elementary and widely used approach to utterance classification is to
form a two-dimensional matrix of the utterance with time along one axis and
Frequency along the other. The dependant variable is amplitude. Reference
matrices, which are generated For each word during talker training, are
compared to the matrix o? the unknown utterance. The correct utterance is
Found by computing a least squares difference to the reference matrices.
Frequently the computer will base an action upon a series o? vocalized words.
When a word or words have been identified the computer may repeat the vocal
input by means of a speech synthesis device. A confirmation such as a switch
closure may be required if a misinterpreted word can cause serious problems.
Less sophisticated systems require the speaker to pause between each word so
the voice recognizer can clearly define the unknown utterance. In order to
identify words in continuous speech, the voice recognizer must compare the
reference templates to the continuous speech by sliding the template in time
continuously in order to try for a match. This is very computation intensive.
Different speakers will pronounce words in quite different ways. Also a
person under stress may speak differently. The less sophisticated systems
will require a person to train the voice recognizer with a basic set of
words. Another speaker will then be unable to use the voice system because
his pronunciation will be different. A more advanced approach is to first
isolate specific phoneme units in speech. These are elementary building
blocks of speech. The successful algorithms for classification of continuous
speech are often proprietary or are trade secrets. The analysis of whole
phrases or sentences is aided by considering each word in context. Some words
in a sequence may individually be temporarily unresolved. Yet comparing
several words in sequence, the processor may identify each word correctly.
The sophisticated processing using phoneme units in general will lead to
speaker independence and to recognition of continuous speech. Speech
recognition systems vary in several respects.
Isolated word vs continuous speech
One speaker trained vs speaker independent
Limited vocabulary vs large vocabulary
Limited processing vs large processing requirements
There are systems available o? commercial quality that cover a spectrum of
capabilities. In general the high cost systems have more capability although
there are good products that are available at relatively low cost for personal
computers.
Therefore, we will specifically contrast a low performance system that is
characterized by isolated word recognition, single speaker, limited vocabulary
and a low processing requirement with a high performance system that can
recognize words in continuous speech and is speaker independent with a large
vocabulary and intensive processing.
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The selection o? a voice recognition system ?or a crew workstation is based
upon the tasks to be done. The system design must detail the capabilities oF
speech recognition against the detailed work task involved and there must be a
trade-o?? against alternate control mechanizations.
Voice control is not suitable ?or precise motion control; a joystick would be
better. A much more capable system than is now available" would be required to
enter lists o? data; a keyboard would be better. Voice may be particularly
use?ul to select an item ?tom a prepared list when the hands are busy with
other tasks. For example, an EVA task might be able to utilize a low
performance recognizer in conjunction _ith a helmet-mounted display to change
pages o? a menu.
IO0
tI,-I
L "I0 S.. "10 "10
•,w O .,w O O U
,1S O ,_ O O x
U. _3 U. _ C3 '.'
g,j
U
-1"4
°t,-I
S.
L
o=
c_
c',,,I
m-I
n,..
U ,_ U -,_ U .,.w
x x x _ x
_n
N "."
•,w :m, '-_ -,'-_
03 _ .,w S.
L e_ L r_
0 6 _'_ U •
101
cJ
T
_J
s.
_J
i
_rJi
.t-g
4-1
OI
o
ol
a.l
.D
w
L_J
U)
i-4
I
!
0
;3. 01
•t.4 .i,.0
=
_. .,,._
;3. 0
0 (J
m
0
,i_ f,.
0 tli N
_ I,- -,4
4_
e_ e_
E _
w o') _3
0
o_
"o ,-_
4-) O_ ","_
r"
0 U :_
U 0") _:=
102
1.2.2.2.2 Option Characteristics
c) Risk Assessment
Option #1 - Single Speaker System
This is a level 6 technology readiness level Prototype/Engineering model
tested in relevant environment.
Option #2 - Speaker Independent System
This is a level 3 technology readiness level conceptual design tested
analytically or experimentally.
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1.2.2.2.4 References
I) G. White, "Speech Recognition: An Idea Whose Time is Coming."
2) A. M. Godwin and Dr. 3. C. Ruth, "Voice Command, The Next Threshold
in Cockpit Operation," General Dynamics, Fort Worth, Texas.
3) S. Ross and 3. McAllister, "Practical and Continuous Speech
Recognition," Computer Design, June 15, 1984.
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1.3 DATA PROCESSING HARDWARE
By Its very nature, the appllcablllty of data processing (DP) hardware is
broad and varied. Thls applicability includes: ground/space environments;
general purpose to speclallzed capabllltles; and a wlde range of applications
within the SSDS.
The overall subject of Data Processing wlll be addressed as five basic
categories; (1) Fault tolerant (FT) computers, (2) Special purpose computers,
(3) General purpose (GP) computers, (4) Fllght computers, and (5) Advanced
computer architectures.
Some sections address capabllltles that are not expected to be included In the
SSDS (I.e. signal processor, etc.) but are included to give insight Into their
potential impact on the SSDS.
The section on "advanced architectures" Is Included to identify potential
growth options that may deviate from tradltlonal architectures. While the
scope of thls category Is broad, It Is not Intende@ to be a comprehensive
survey of DP hardware that Is currently available. Sufficient representative
vendor data Is Included to establlsh the current state-of-the-art (SOA) and
identify trends.
We have also Included data from new projects that are expected to mature
within the next few years as a key source of projection data.
The goal of thls paper Is to survey the DP options and provide characteristics
and costs in sufficient detail to support associated Task 3 trade study.
These options must be evaluated against not only the design requirements but
also the key Space Station programmatic requirements of commonality,
standardization, etc.
Special processors dedicated to network communications (i.e. BIU's, gateways,
etc.) are covered In Section 1.7.1.2.
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1.3.1 Fault Tolerant Computer Architecture
l .3.1.1 Description
Fault tolerance F/T is the survival attribute of a computer architecture and
allows a system to recover automatically from fault-caused errors, and to
eliminate faults without suffering an externally perceived failure.
Prior to 1960, fault tolerant/automated fault recovery concepts were not
considered cost effective because redundant hardware and fault recovery
mechanisms added considerably to system costs. Software techniques, l.e.
instruction retry, error detection codes, etc. were implemented but the
emphasis was on rapid fault isolation and repair in order to minimize system
downtime. During the 1960's, however, application of computers to spacecraft
control and telephone switching systems, where costs of computer failure were
very high, led to further development and application of fault tolerant
concepts and implementations. By the end of the 1960's nearly all of the
basic forms of F/T architecture found in later designs triple modular
redundancy (TMR), redundancy/compare, self-checking, and back-up sparing) had
been explored and were being refined for more modern implementations. Special
F/T architectures developed over the last decade are now being further
developed and translated into LSl and VLSI technologies for commercial,
military and space markets.
The intent of this section Is to provide an overview of recent/current F/T
architectures along wlth an indication of their performance characteristics.
The discussion wlll be limited to hardware intensive F/T implementations;
however details of their F/T mechanisms will not generally be provided. A
comprehensive discussion of hardware and software F/T concepts and mechanisms
Is provided in Section 2.2.1.
The fault-tolerant (F/T) computer options to be considered have been
categorized into two groups: commercial systems and systems
developed/sponsored by NASA or DOD.
I08
1.3.1.2 Option Characterization
1.3.1.2.1 Commercial Systems
Wlth the significant reduction of hardware costs, hardware redundancy
techniques are now being utilized in a large number of 'real time'
applications under the pressure of consumer demands. The commercial market
has therefore produced a broad llne of F/T systems, wlth an emphasis on 'on
llne transaction processing' (OLTP). Leaders in thls area are the Tandem
'Non-Stop' series and systems developed by Stratus and Synapse.
The Tandem approach to F/T In their 'Non-Stop' series was systematic,
eliminating the master-slave relationships and utilizing replicated
processors, dual access to I/O controllers, dual power systems, and dual paths
to subsystems. Checkpolntlng Is the key recovery mechanism for this product
llne. Thls technique involves periodically updating a back-up processor/
memory to provide a roll-back point in the event of failure. The approach Is
effective but does extract a 15%- 30% performance penalty. This system was
one of the first to allow on-llne repair, i.e. replacement of circuit cards,
etc. without disturbing current applications.
The Stratus systems utilized the 'pair and spare' (quad replication) concept
for processors and memories with redundant subsystems. If the outputs of each
lock-stepped pair do not compare then the hot spare continues the operation.
Thls approach Is attractive since it requires no 'recovery' from a fault and
requires no special F/T software programming. The basic system remains
relatively inexpensive even with a maximum of 18 processors slnce
off-the-shelf MC68000 and ZBOA units are used.
The disadvantage of the 'pair and spare' approach is that expansion requires
the additional volume, power, and expense of (quad) replication. The Synapse
systems avoid thls problem utilizing an 'N • l' architectural approach In
which only one additional processor is provided above the estimated workload
IO0
requirement. In this system multiple MC68000 processors are tightly coupled
through a high speed bus to a common (shared) memory. The processors are self
dispatched and pick up processing tasks from the common memory. Since tasking
is dynamic, the additional processor provides the same F/T depth as a
r_pllcated '2N' system.
Table 1.3.1-1 summarizes the features, performance and intended usage of a
representative sample of commercial systems. Thls table Is not intended to
imply a direct utility of these systems for Space Station but does, (primarily
because of reduced hardware costs), demonstrate the increasing practicality of
fault tolerance.
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1.3.1.2.2 NASA/DO0 Sponsored Systems
A number of research and project specific F/T systems have been sponsored by
NASA/DoD over the past several years. Table 1.3.1-2 ltst the more prominent
examples along with their primary characteristics. These systems were
developed primarily to forward particular concepts of architecture and
reliability rather than to achieve particular performance characteristics. As
noted earller, hardware techniques ar_ primarily utilized which renders the
F/T mechanisms generally transparent to the application software and In fact
impose relatlvely small (if any) processing overhead on the system.
Performance characteristics (throughput, data formats, bus protocols etc) are
therefore not important in these discussions since, tn general, processors and
memories can be upgraded without altertng the F/T Implementations. Brief
details of some of the more significant systems are provided in the following.
o FTMP - Fault Tolerant Multi-Processor
The FTMP, In_tlally developed for potential use in commercial aircraft,
utilizes TMR techniques wherein three copies of the applications program are
executed in a synchronized triad of processors and memories. The results are
hardware voted to mask faults. The system processors and memories are
interconnected to flve redundant busses through special bus guardian circuits
and are dynamically asslgned to the processing triads as shown in Figure
1.3.l-l. The initial deslgn goals for this system were lO -g falls/hour over
a lO hour mission.
o AIPS - Advanced Information Processing System
AIPS is an extension of the FTMP concepts to a distributed system. A group of
processing sites are connected through switching nodes to a redundant
intercommunication structure that acts a_ a triply redundant bus. Each
processing site may utilize an FTMP, or TMR processors, or a single
non-redundant machine. A local clock Is provided at each site to synchronize
its processors however there is no Inter-slte synchonlzatlon. Hardware voting
is provided throughout the system however voting across multiple sites is more
difficult due to the lack of synchronization. Figure 1.3.1-2 shows the basic
AIPS architecture concept.
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Table 1.3.1-2
NASA/DoO Sponsored Fault Tolerant Technologies
SPONSOR/DEVELOPER NAME PRIMARY CHARACTERISTICS
NASA/CSDL FTMP Fault Tolerant Multiple
Processor - TMR approach
NASA/CSDL AIPS Advanced Information Processing
System. FTMP Concepts applied
to distributed system.
NASA/CMU C. Vmp (VLSI
implemented of
architecture)
Experimental Triplicated
Processor Architecture -
A Voted Multiple Processor
DoO Plurlbus Fault Free Network Modes
NASA/3PL STAR Self-Testlng and Repair.
Reconflguratlon wlth cold back-up
unlt under control of TMR Test &
Repair processor.
NASA Space Shuttle 4 Modular Redundant computers
wlth voting. Fifth unlt-non
redundant back-up.
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o STAR - Self Test and Recovery
The JPL-STAR computer was. developed for long un-malntalned llfe during deep
space missions and had the capability to detect, reconflgurate and recover
from a hardware failure. The computer was subdivided Into Its functional
units, i.e. processors, memories, and a Test & Repair processor. Only one
unlt of each type would be powered at a time because of the limited power
resources; the backup units would be maintained as cold spares. Each unit was
designed to detect and signal any internal fault. The trl-modular redundant
(TMR) Test & Repair processor, would then replace the faulty unit.
o Shuttle Flight Control System
Perhaps the best known of the NASA sponsored architectures is the flight
system currently In use on the NSTS Orbiter. This system utilizes five IBM
AP-lOl computers coupled wlth separate I/O processors In a four modular
redundancy configuration. The fifth unit, utilizing a different coding of the
flight program, Is manually switched in as a separate, non-redundant computer
If two of the primary units fail. Computer, memory, I/O, and Inter-connectlng
bus redundancy Is provided through-out the system to provide an over-all
rellablllty such that:
o no singly failure can affect the mission, and,
o no second failure can endanger the crew.
1.3.1.3 Projected Capab111tles
With increasingly lower hardware costs, F/T techniques become more practical
across an increasingly larger applications set. These techniques must
accommodate the natural system architectural and technological development
paths. These paths are clearly moving toward VLSI and in many cases toward
distributed implementations. VLSI designers are expected to sparingly
allocate dle real estate to F/T structures, therefore, replication wlll
generally be continued as the mainstay of F/T systems. It Is anticipated that
the quad-redundant approaches, i.e. palr and spare, or pair shadowing, will
predominate because of their self-checklng capabilltles and the potential to
continue the processing essentially uninterrupted. Also, the AIPS concepts
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are favorable to the Space Station environment since damage tolerance is
available from the physical disbursement of functionally redundant components
and sufficiently high bandwidth busses are now available. Once the hardware
Is established then the software concepts will be tailored to match. Coupled
wlth increasingly reliable basic hardware and software products, F/T systems
in everyday applications will exhibit rellabtlities that exceed the goals of
today's research.
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1.3.2 Special Purpose Computers
1.3.2.1 Description. This category includes processors that are primarily
designed as an adjunct to a general processor (GP) host computer system and/or
provide solutions to specialized problems. In general, special purpose
computers achieve high performance at the expense of flexibility. In some
cases, the required performance levels (throughput, response times, etc.) are
achieved through the use of special purpose architectures and devices that are
configured to match the problem domain. In other cases, such solutions
represent cost-effectlve alternatives to general purpose approaches. Many of
these options are a direct consequence of recent trends toward functional
modularity and multiprocessing in the larger general purpose computer
systems. The options in this category include:
-Slgnal Processors
- Array Processors
- Data Base Machines
- AI Processors
- Communications Processors
- Graphics Processors
1.3.2.2 Option Characterization.
1.3.2.2.1 Signal Processors
Signal processing is a broad generic term generally used to describe highly-
specialized, real-tlme processing of "sensor" data such as
filtering/smoothlng, data compression, target detection, image correlation,
spectrum analysis, etc. Typical sensors requiring such processing includes
Imaglng/scannlng electra-optlcs, sonar, and various types of radar. Signal
processing algorithms are usually computationally simple, but because of the
high data rates associated with evolving sensor technology, their
implementation often requires a speclal.-purpose architecture to provide
sufficient throughput within reasonable size constraints (generally located in
close proximity to the sensor). To achieve the necessary performance levels,
slgnal processors exploit the appllcatlon-speclflc features of a system,
employ architectures that are matched to the flow of sensor data, and tend to
use the latest SOA hlgh-speed circuits. Because of the application dependency
of signal processors, it is not meanlngful to generalize their performance
characteristics.
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While signal processors are htghly-speclallzed for specific applications, the
degree of spectallzatlon (and, Inversely, the degree of flexiblllty) can vary
slgnlflcantly. A performance versus flexlblllty trade-off analysis would have
to consider a wide spectrum of tmplementatlon and packaging alternatives
Includlng the following:
o Custom chlp development
o Programmable Logic Arrays (PLA's), Gate Arrays
o 'Hardwlre m Logic wtth Available Circuits
o Bit-slice, mtcrocode
o Programmable processor arrays
o Etc.
One might anticipate that with the tremendous improvements in clrcult
technology (speed, memory density, etc.,), signal processors would tend to
become more general purpose (flexibility, standardization, etc.) and, In fact,
some have. However, new sensor requirements and design characteristics
continue to stress signal processor technology with ever increasing data rates
and required functionality. In _esponse to evolving OoO system/sensor
requirements, the very high speed integrated circuit (VHSIC) program is
sponsoring high-speed, signal processing VLSI chip design, and fabrication
techniques. The ultimate goal of VHSIC is to achieve pilot production in 1986
of processors with the following features:
o >250,000 gates
o Clock speeds >25MHZ
o Several million to billion operatlons/second
o 0.5 _m dimensions
o Radiation dose up to loll/cm 2
o Built-In-test at the chip level
These characteristics are to be obtained by scaling down integrated circuits,
reducing channel length and oxide thickness, decreasing supply voltage, and
developing new types of architecture and software. Also, It has been
recognlzed that custom designs for a specific system tend to limit the market
over which high technology costs can be amortized. This problem wlll be
addressed by greater standardization and the increased use of programmable
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devices. Many of these standard modules will be applicable to NASA signal
processing needs. Table 1.3.2-I summarizes VHSIC design approaches, typical
chips, and some of their key characteristics.
1.3.2.2.2 Array Processors
Array processors, as defined here, are highly parallel architectures using
relatively large, structured arrays of processing elements. Connected to a
general purpose host processor, these processors provide fast solutions to
problems involving large sets of data and repetitive mathematical (vector or
matrix) functions, digital filtering and fast Fourier transforms FFT's.
Historically, this has implied large-scale, single-instruction-multiple-data
(SIMD) processors such as the ILLIAC IV or NASA's massively parallel processor
(MPP). We will extend this definition to also include more flexible array
structures such as the following research projects:
- Cedar System, University of Illinois
- Texas Reconflgurable Array Computer (TRAC), University of Texas
- Blue Chip, Conflgurable Highly Parallel Computer, Purdue University
Other multiple-instruction-multiple-data (MIMD) multiprocessor architectures,
such as Denelcor's Heterogeneous Element Processor (HEP) and CDC's Advanced
Flexible Processor (AFP) use smaller arrays with flexible interconnections and
more powerful processing elements to provide similar capabilities (see Section
1.3.3). However, the current SOA technology in array processors is the NASA
MPP summarized in Table 1.3.2-2.
A projection of the large scale array processor performance is shown in
Figure 1.3.2-I.
Typical of many general and special purpose areas of processing, smaller scale
array processors are being provided in circuit board configurations supporting
a specific back plane. Sky Computers, for example, has introduced a 15MFLOP
Warrior array processor on a 2 VME card configuration. Mercury Computer
Systems has provided a similar 3 board package in their ZIP 3232, 15 MFLOP
array processor. Both units execute a IK complex FFT in approximately 3
msec. The ZIP units are designed with a 'data flow' architecture to provide
hardware synchronization that is transparent to programmer. Another
development in the array processor field is NCR's Geometric Arithmetic
121
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Table 1.3.2-I Phase I (1.25 urn) VHSIC Sponsored
Technology Characteristics
DESIGN APPROACH
Custom-chlp-based
macrocell library
Standard and custom
CHIP SET
Parallel programmable
pipeline
Controller
Digital correlator
reconflgurable chips Algebraic encoder/decoder
Spread spectrum subsystem
Master Image with
macrocell library
Programmable chip
set
Standard chip set
Standard chip set
Complex multlpller/
accumulator
Data processor
Array controller and
sequencer
Vector address generator
Vector arithmetic logic
unit
Static RAM
Multlpath switch
Device interface unit
General buffer unit
Content addressable
memory
Window addressable
memory
Address generator
Matrix switch
15-blt multiplier/
accumulator
Mlcrocontroller
Four-port memory
Pipeline arithmetic unit
Extended arithmetic unit
Controller
Gate array
Static RAM
Multiplier
GATE GATE
DENSITY POWER
(GATES/ (u/
mm2 GATE)
480 30
400 2
570 lO0
390 37
TTL390 240
CMOS300 20
l000 4
SPECIAL FEATURES
Radiation hardness
Responsive generic
architecture
Radiation hardness
Electron-beam
dlrect-wrlte
lithography
Highly specialized
chips
Software strength
Design approach
Operational fabri-
cation facility
Design utility
system
Innovative memory
chips
Versatile chip set
Highest speeds
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Table 1.3.2-2 MPP CHARACTERISTICS
Architecture
- Large scale, SIMD array processor
- Consists of 4 major units; host computer, array control unit,
array unit, staging memory
- 16,384 processors (12.B x 128 array)
- 64 Mbytes staging memory
Performance
- 6.5 x lO9 flxed-polnt additions per second
- 1.8 x lO9 multiplies (8-blt) per second
- Near real-time image processing applications
Physical
- Dimensions = 74 x 88 x 28 inches
- Weight = 2,500 Ibs.
- Cooling - Forced Air
- Power = 20 KW
Available Support Software
- Cross assemblers linker, loader, librarian
- I/O services macro library
- Control and debug services
- Diagnostics
Programmatlcs
- Delivered to NASA/GSFC in 1983
- Cost 4-6M$
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The commercially available Brltton-Lee Intelligent Database Machine (IDM)
series loosely fits the category of backend processors because it is designed
to operate in support of one or more hosts. The IDM utilizes an architecture
far from general purpose however. The company's largest unit, the IDM 500/2
consists of a databas_ processor, data base accelerator, up to 6M bytes of
memory, disk and tape controllers, and an interface to the host computer. The
database accelerator has a three-stage instruction pipeline that can perform
to 10 MIPS. The IDM is essentially a software implementation of a relational
data base management system (DBMS) housed in special hardware. In operation,
the IDM traverses blnary-tree index structures to locate requested data
similar to a software implementation; no special purpose, parallel data search
hardware is provided, however multiple queries can be simultaneously
processed. Table 1.3.2-3 provides characteristics of this unit.
PIIECEDING PAGE BLANK NOT FILMEb
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Table 1.3.2-3
BRITTEN-LEE INTELLIGENT DATA BASE MACHINE CHARACTERISTICS
o Storage Capacity 32 x lO9 Bytes
o Data Model Relational
o Max No. of Hosts 64
o Max. Memory 6 Mbytes
o Interfaces RS232, IEEE-488
IBM Block Max.,
Ethernet
o Compatible Hosts DEC VAX/PDP, IBM 43XX,
30XX, 370 IBM PC
o Physical
- Weight
- Dimensions
(without mass storage)
170 Ibs.
17.5 x 19 x 26 inches
o Performance
o Support Software
o Cost
lO MIPS database
accelerator processor
(MECL)
Host-resldent query language
Report generation facilities
App. programming tools DBMS
administration utilities
$155K
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1.3.2.2.3.2 Intelllqent Controllers and Associative Memories
In the mid 19?O's, associative (content addressable) concepts were introduced
to backend attachments. The Relational Associative Processor (RAP) begun at
the University of Toronto in 1974, was one of the first data base systems to
incorporate parallel processing. RAP used an array of processing elements,
each working on a portion of the total data base to provide direct hardware
support for the normalized relational model.
The first commercially available implementation of associative memory
techniques applied to a relational data base was the Synfobase by Corem
International. This system is built around an Zllog ZBO with 64K bytes of
RAM, up to lOM bytes of Winchester disk and 8K of associative memory. With a
disk to associative memory transfer rate of 200K bytes/sec, a lOM byte disk
can be 'associated' in under l minute. The lOM byte version of this system is
available for approximately $10M.
The principal benefit of these approaches is reduced data base access time
however associative memories are expensive and will be size limited which
creates a data bottleneck In paging data in and out of memory.
1.3.2.2.3.3 Data Base Computers
Data base computers (or integrated data base machines) have succeeded
intelligent controllers in the architecture evolution. These are complete
systems which consist of general-purpose and speclal-purpose devices serving
as functionally specialized processors. For example, such a system might
consist of a general-purpose system processor, an associative processor for
directory access, and intelligent mass storage controllers for data base
processing. Examples of research in the area of data base computers include
the Data Base Computer project at Ohio State University, RAP.2 at the
University of Toronto, and INFOPLEX at MIT.
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1.3.2.2.4 AI Processors
AI processors are a recent innovation that employ special hardware/flrmware
features and facilitate AI-based applications and development. These
processors are based on AI languages such as list processors (LISP) that are
traditionally used to develop AI programs. While such programs have been
previously developed and executed on traditional mainframes/minicomputers, AI
processors can offer enhanced speed and efficiency becausethey are "tuned" to
the language structure and operating environment. Earlier versions tended to
be dedicated, single-user environments. However, newer machines are beginning
to emerge that offer modern operating system compatibility (i.e. UNIX), a
wider choice of standard peripherals, and flexible networking capabilities
(i.e. ETHERNET, etc.). The characteristics of currently available AI
processors are summarized in Table 1.3.2-4.
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TABLE 1.3.2-4
AI PROCESSOR CHARACTERISTICS
CHARACTERISTICS
System
Architecture
Main Memory
Virtual Memory
Storage
Software
Environment
Networking
Size
Weight
Cost
XEROX I132
Spec. ECL
Processor and
microcode to
execute LISP.
2M bytes -
32 M bytes
32M bytes
80M bytes
disk opt. to
315M bytes
INTERLISP
with SMALLTALK
lOMHz ETHERNET
Opt for ser/para
ports.
17 ft3
240 Ibs
~$130K
SYMBOLIC S3670
Spec processor
and mlcrocode
to execute on
MIT CADR. Spec
36 bit bus
2M bytes -
30M bytes
15-16M bytes
167.5-474M bytes
Streamer tape
cassette
ZETALISP, ZMACS
editor,
INTERLISP, ADA,
FORTRAN
lOMHz ETHERNET
Opt Serial Port
31 ft s
700-BOO Ibs
~$I OOK
LMI LAMBOA
Spec processor
and microcode
to execute LISP.
Based on MIT CADR
Spec 32 bit bus.
Opt UNIX 68010
co-processor
4M bytes
128M bytes
16g/470M bytes
rigid disk
standard tapes
ZETALISP,
INTERLISP PROLOG
ADA, ZMACS editor
lOMHz ETHERNET
Opt Serial Port
27 ft 3
700 Ibs
N$gOK
TI-EXPLORER
Spec processor
and mlcrocode
to execute LISP.
Based on MIT
CADR. Spec 32
bit bus
2M bytes -
16M bytes
128M bytes
ll2M bytes
disk opt.
streamer tapes
Common LISP,
ZMACS editor
IOMHz ETHERNET
Serlal/Parallel
port
3.4 ft 3
60 Ibs
-$50K
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There is also development activity toward fllght/space qualified AI machines.
Ames Research Center for example is currently in Joint venture with Symbolics
to develop a flight qualified LISP processor. The first target is the
Symbollcs $3640 although the end result is expected to be a smaller, different
machine. Also, a $6 Million contract was awarded by the Navy ESC to T.I. to
develop a compact LISP machine utilizing a 2-micron CMOS VLSI processor.
The computer will incorporate a 1.25 micron SRAM and will operate at speeds up
to 40 MHz providing up to lO times the processing power of today's units.
Production of this unit is scheduled for 1987.
1.3.2.2.5 Communications Processors
This class of special purpose processors has an architecture designed
specifically to support digital communications functions, l.e.
modulatlon/demodulatlon, Interleavlng/de-lnterleavlng, encodlng/de-encodlng,
formatting and routing. These processors generally provide multl-channel
support and therefore have a modular form with specialized bus configurations.
An example in this category is the Raytheon Wideband Signal Processor (WBSP)
classified as a fault tolerant communications processor. Intended to operate
as a peripheral to the Raytheon Fault Tolerant Space Computer (FTSC), the WBSP
will handle all of the signal processing for a wide latitude of applications
by tailoring its A/D, modulation, interleaving and encoding modules and
algorithms. The WBSP provides 5 busses to interconnect these processor
elements plus a FTSC interface controller to route demodulated data to the
FTSC and accept data for modulatlon/transmlsslon.
In the area of fault tolerance, the FTSC monitors the WBSP through data
formats, i.e. trailers that contain sum checks, etc. In addition, special
(spare) monitoring processors are used to duplicate functions of active
processors on a time shared basis. Once a fault is detected, reconflguratlon
of the WBSP is managed by the FTSC.
Typically real time communications processors are not a standard configuration
item; architectures must be tailored to the particular application and will
depend on functions to be performed, I/O servicing and peak throughput
(bit/sec). Thls would be particularly true of space station with its high (up
to 600 mbit/sec rates. Performances in the range of 50-I00 million operations
per second (MOPS) are anticipated and will require new architectures, and new
technologies. 131
1.3.2.2.6 Graphics Processors
With the increasing usage of computerized graphics for CAD/CAM, VLSI design,
simulations, and mapping etc., special architectures and capabilltlesare
being developed to provide essential tools for these applications. The key
attributes of graphics systems are their screen resolution (plxel field
formats), performance (screen update speed), and number of colors.
Specialized features include editing, rotation, zooming, panning (scrolling),
windowing, and color enhancement/selectlon. These systems typically are
implemented as 'back-end' computers, off-loadlng the purely graphics oriented
tasks from a host machine to a more efficient graphics machine.
The basic graphics system must accept commands and data from a host unit
and/or Interactlvely via keyboard, data tablet or Joystick, perform the
data/command transformations and generate the appropriate screen display. The
basic functions are the command processing, graphics or drawing processing,
display processing and scannlng/raster processing.
The command processor accepts data and commands (display lists) from the
host/user, transforms the data and interprets commands for the graphics
processor. The graphics or drawing processor maintains the data base
geometries of the display objects and performs the additional transformations
to generate figures per data and commands. This data can be in the Form of
vector data/Instructlons that are passed on to the display processing
function. The display processor performs the vector transformations to
convert the vectors into specific plxel patterns modified as necessary by the
format, orientation and color commands. Thls information is typically
provided as coded bit maps in the video memory. This format provides a code
word that defines a specific color via look-up tables in the video memory.
The scannlng/raster function reads the video memory and issues this
color/intenslty control data to the DAC circuitry that drives the CRT and
provides RGB outputs for external display devices.
The recent trend has been to functionally partition the graphics units into
multlprocessor designs for performance improvement. The Lexldata 8100/GS
represents an early example of this approach, utilizing an MC68000 for the
command and graphics processing and a separate high speed bipolar unit for the
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dlsplay/raster/scanner processor. The improved LEX90/35 operates more
Interactlvely with the host utilizing a 16 blt-sllce graphics processor,
transferring data from host at a 2Mbyte rate.
In this sametrend, Synertek has a pair of NMOSLSI devices (graphics
processor and raster/scanner) that can be assembled into a graphics controller
for a 4096 X 4096 pIxel display that is 32 planes deep. These devices,
operable separately or in tandem, should find a homein mldrange graphics
workstations and desktop computers.
Characterlzatlon/costs of representative commercial units are shown in
Table 1.3.2-5
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Table l .3.2-5
GRAPHICS MACHINES CHARACTERISTICS
Calcomp Lexldata
Vista Graphic 90/35
Characteristics 4500 Model 2
Front End Processor MC68000 MC68000
Graphics Processor AMD2903 AMD2900
Format 16/32 16
Array Processor No No
Resolution 1280 x I024 12BO x I024
Gray/Scale 8 bits 12 bits
Double Buffer Yes Yes
Performance 125 nsec/plxel 375 nsec/plxel
Processor Clock Speed N/A 12 MHz
Random PIxel Access 125 msec 375 msec
Data Transfer l Mbyte/sec l Mbyte/sec
Size
Monitor 5.7 ft 3 TBS
Engine 5 ft 3 1.5 ft3
Weight
Man 70 Ibs TBS
Elec llO Ibs 45 Ibs
Power N/A 250-400W
Chromatics
CX 1500
MC68000
bl-polar
16/32
Ye_
1536 x I152
24 bits
Yes
50 nsec/plxel
N/A
125 msec
2 Mbyte/sec
3.4 ft 3
ll.6 ft3
N/A
N/A
750-1200W
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1.3.2.2.6.1 Future Trends
Currently available 'raster/scan' commercial units typically have 1280 x I024
plxel resolution, 256 to 16 million colors, and performance figures of
100M/sec pixel updates, and 60K random vectors/sec. This technology provides
superior colors over 'vector refresh' techniques at a lower cost and is not
subject to screen flicker under heavy processsing loads. The 'raster/scan'
units are generally inferior in resolution and are not competitive in
animation capabilities. True parallel processing architectures are also being
pursued particularly to support the enormous performance requirements of 3-D
modeling. The key issue in the parallel designs is task partitioning; the
more popular approach currently is to assign each processor a discrete portion
of the display screen.
There is also a trend to hardware transformation, wherein large scale
integrated (LSI) circuitry is used to perform specific mathematical
transformations, i.e. rotation, scaling, shading, etc. This approach is
estimated to provide a XlO0 gain in performance over the standard software
techniques. These developing units generally promise higher resolution,
higher performance, animation, and 3-D modeling.
1.3.3 General Purpose Computers
1.3.3.1 Description. This category includes computers that are classified as
general purpose in nature and have broad capabilities to support varied
applications. The options in this category differ primarily in their range of
performance capabilities and in their cost. While performance boundaries are
continually changing and are not always clearly definable, the options in this
category can be described in a relative manner by the following traditional
classification:
- Supercomputers
- Mainframes
- Minicomputers
- Microcomputers
- Microprocessors
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Performance capabilities for all of these options will continue to improve
somewhat uniformly. Architectural innovations tend to be introduced at the
high end (supercomputers) where users are continually striving for higher
levels of performance. As these concepts mature, they tend to become
incorporated in new products at the lower end thus boosting performance in all
areas. The Intel 386 and Motorola 6B020 are examples of new microprocessor
products that are incorporating on-chlp some of the more mature architectural
innovations that previously existed only in much large, hlgh-performance
systems (i.e., multlprocesslng, virtual memory, etc.). On the other hand,
improvements in circuit deslgn/density and packaging techniques are initially
introduced at the low-performance end where the emphasis is on reduced cost,
size and power. This is illustrated by new microprocessor products with over
200,000 transistors on a chip and featuring 32-blt architectures, cache
memory, and multiple co-processors (lO6 translstors/chip expected in the
near future). These VLSI packaging techniques and fabrication processes are
now being applied to hlgh-speed circuitry and will significantly improve
performance/cost and performance/slze ratios for all levels of performance.
In the past, selection of one of these options for a given application was
relatively straightforward. The computer was selected that best met the
performance requirements at the lowest cost. However, recent advances in
local/remote area networking now provide cost-effectlve alternatives to
centralized computer facilities. For many applications a Local Area Network
(LAN) of minicomputers may be a better solution (i.e. cost, performance,
reliability, etc.) than a large mainframe or supercomputer. From the user's
point of view, the ability to use smaller, less expensive computers to do
tasks previously only possible on large systems will continue to provide
independence from central control.
The viability of the traditional "computer center" has been placed in jeopardy
except for classes of service in which the center can continue to hold a
cost-effectlve edge. For the near-term this will probably include
"supercomputer" scientific applications and large data base utility
applications where performance will continue to be attractive in a centralized
facility.
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1.3.3.2 Option Characterization. A summary of SOA characteristics for the
genera] purpose computer options is provided in Table 1.3.3-I. The options
are further described in the following sections.
Table 1.3.3-I
CURRENT GENERAL PURPOSE COMPUTER COMPARISON
MICRO MINI MAINFRAME SUPERCOMPUTERS
ARCHITECTURE VARIABLE
THROUGHPUT .l - .5
(MIPS)
MAX. MEMORY .l - l
(M WORDS)
WORD LENGTH 4 - 32
(BITS)
TECHNOLOGY
(LOGIC)
ENVIRONMENT
SIZE
RELATIVE COST
MOS
(SOME BIPOLAR)
SOME MIL-SPEC.
CHIP(S)
VERY LOW
VARIABLE VARIABLE VECTOR (ARRAY)
.5 - 3.5 3 - 30 30 - lO0 (SCALAR)
- 800 (VECTOR)
l - 4 l - 8 >64
16/32 4B - 64 64
BIPOLAR BIPOLAR ECL
ECL
SOME MIL-SPEC LAB LAB
& RUGGEDIZED
MEDIUM LARGE LARGE
50 - 300K <3M 5 - 15M
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1.3.3.2.1 Supercomputers.
A supercomputer is "the cutting edge of computational computer technology at
any instant in time." They are hlgh-powered parallel processors with
numerical processing throughput significantly greater than that of other
general purpose computers. Supercomputers are designed mainly for executing
programs with a high degree of parallelism (repetitive operations on different
fields of data) and therefore require intricate programming to extract a
fraction of their computing potential. Typical applications include weather
system modeling, physlcal/mathematlcal sciences, nuclear fusion energy, weapon
systems, and space sciences. These systems have undergone a slow evolution of
experimentation with parallel architectures. Currently, the industry has
settled on the "plpellned" vector type of architecture with future trends
toward multiple processor architectures. (Note that array processors are
covered in Section 1.3.2.)
At the end of 1983 there were only about ?5 supercomputers in existence and
most are located at national laboratories and universities. Increasingly,
supercomputers are also becoming recognized in industry as a key to advancing
engineering, manufacturing, and other commercial technologies. Two major
manufacturers (CDC and CRAY Research) dominate the industry at the current
time. However, new products have appeared or been announced from Denelcor
(HEP), Fujitsu, Hitachi, and Nippon Electric Company, see Table 1.3.3-2.
The next significant increase in supercomputer performance will involve
multlprocessor configurations and parallel structuring of the computations.
However, the computing potential of parallel architectures will depend largely
on the availability of algorithms and software which support efficient
development and execution of such structures. There is a general lack of
detailed knowledge of parallel problem structuring and parallel models of
computation upon which to base development of application software.
Significant qalns can result from Joint consideration of hardware, software,
and applications in the implementation of parallel architectures.
Performance trends/projectlons for super computers are provided in Figure
1.3.3-1.
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Figure 1.3.3-I
Supercomputer Perfo_-mance (Pipellne)
(NASA Space Systems Technology Model)
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1.3.3.2.2 Mainframes.
General purpose mainframes, contrasted to supercomputers, are better for data
processing, where various computations and logical manipulations are performed
on files, numbers and strings of characters. Mainframes have speeds within
range of the supercomputers (in scalar mode), typically less than 20 MIPS, and
have architectures that are more flexible variations of supercomputer
architectures. While minicomputer and LAN technology have encroached on many
previously mainframe dominated areas, centralized processing methods using
large general purpose computers (batch, time sharing, and transaction
processing) are likely to remain as cost-effectlve alternatives for some
applications. This will include systems that require significant
computational capability and/or the use of large complex data bases.
Characteristics of representative computers in the mainframe class are
provided in Table 1.3.3-3.
Mainframe computers can further be characterized by the followlng trends:
a. VLSI progress will drive size and cost down while performance
continues to improve.
b. Systems are becoming more modular, with each module performing a
single or small set of functions.
c. Modules will support or execute directly hlgh-level language
statements. Both interpreter and compiler versions of several
languages are available.
d. They will contain multiple processors dedicated to specific system
functions (i.e. I/0 processors, file processor, application
processors, special purpose adjunct processors, etc.)
1.3.3.2.3 Minicomputers.
In the realm of general purpose computers, the minicomputer has exhibited the
most active growth profile. The major trend in minicomputers has been the
proliferation of 32-bit architectures bordering on mainframe status, with the
ability to support larger data bases and computer networking. Although most
new minicomputers have the 32-bit architecture, others of s_milar performance
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Table 1.3.3-3
MAIN-FRAME CHARACTERISTICS/COSTS
Vendor IBM NAS/Hitachl CDC Cyber Amdahl
Model 3081K 90BO 180-860 5870
Processors/ 2 Proc 2 * 2 2
Technology ECL ECL Arrays ECL Arrays ECL
Word Format 64 64 64 32
Throughput lO-14 MIPS 19-21 MIPS 22 MIPS 22-24 MIPS
INT Memory 96 Mbytes 64 Mbyte 128 Mbyte 128 Mbyte
Virtual Mem 2 Gbytes 2 Gbyte 2 Gbyte 4 Gbyte
Networking 3 Mbyte/sec 3 Mbyte/sec 3 Mbyte/sec 3 Mbyte/sec
(Data Xfer) per chan per chan per chan
I/O Channels 24 4B 24 32
Volume 375 ft s ll60 ft s 403 ft s 1500 ft s
Weight 22K Ibs 25K Ibs lOK Ibs 7K Ibs
Power 28KVA 50KVA 38KVA 39KVA
Cooling Water Air Air Air
Cost $4-5M $4.7M $4-5M $3.5 - 4.0M
+ Perlph.
* Array Processor available to boost throughput to 28 MFLOPS
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have multiple 16-blt processors (e.g. HP3000), 24-blt or 48-blt architectures
(Harris). Minicomputers are unique in that they are not only expanding into
the mainframe performance arena, but smaller systems are quickly finding a
niche in the office automation environment. Improved communications and
networking capabilities also permit the linking of many types of machines into
powerful distributed environments.
The following characteristics further describe typical minicomputer trends.
a. Multlprogrammlng, multl-user, virtual memory type operating system
environment.
b. Up to 16 Mbytes of main memory, Gbytes of virtual memory.
c. Support local/remote area network communications (DECNET, etc.).
d. Abundance of mainframe peripherals supported.
e. Floating point array processors (commercially available) can be added
to enhance "number crunching" capability.
f. Many software packages available including development support
environments, operating systems, data base management systems, and
CAD/CAM capabilities.
g. Support real-tlme, on-llne and interactive applications with software
(OS) and interface hardware.
h. CPU based on blt-slice technology or proprietary circuits as opposed
to microprocessor chip or chip set.
Characterlstics/costs of representative high end products From the commercial
market are listed in Table 1.3.3-4; performance trends/projectlons for
minicomputers are provided in Figure 1.3.3-2.
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VENDOR
MODEL
Throughput
Memory
(Internal)
Available
Network
Capability
Technology
Size
Weight
Power
Cost
PERKIN
ELMER
Table 1.3.3-4
MINI-COMPUTER CHARACTERISTICS/COST
DATA DEC H.P.
GENERAL
MODCOMP PRIME
3260 MVIO000 VAX 8600 3000- CLASSIC 9955
SERIES 68 32/85
3.4 MIPs 2.3 MIPs 4.4 MIPs 1.5 MIPs 2.4 MIPs 4.0 MIPs
16M byte 21M byte 32M byte 8M byte 64M byte 16M bytes
40M byte/
sec
LSI
TTL/MOS
28M byte/
sec
VLSI
AST
?TM bytes/ 20M byte/
sec
ELC
Gate
Arrays
sec
ELC
55 ft' 77 ft' 34 ft2
ll8g Ibs 1725 Ibs llO0 Ibs
3400 W 6500 W Max 4400 W
$400K $570K $220K
8M byte/
sec
VLSI
TTL
25 ft _
600 Ibs
2550 W
$190K
60 ft3
650 Ibs
5000 W
$300K
- $350K
9M byte/
sec
ECL
60 ft3
1350 Ibs
$450K
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1.3.3.2.4 Microcomputers.
The distinction between minicomputers and microcomputers is becoming more
obscure as improvements in architecture and VLSl technology expand
microcomputer capabilities. Now there are systems and board-level
microcomputers that rival minicomputers in capability, Just as today's
minicomputer rival early mainframes. Microcomputers use a microprocessor chip
or chip set for their CPU. As a result, microcomputer capabilities will be
driven by advances in microprocessor technology. For example, new chips will
boost microcomputer performance to the 32-blt mini range at substantially
lower cost. In addition, many of these systems are available with popular
Industry-standard software packages such as UNIX or PICK.
The Single Board Computer (SBC) is a modular microcomputer designed to be
embedded in a larger system as the primary computational element or as an
adjunct processor used to offload allocated functional responsibilities. The
SBC's are powerful "building block" modules that are used for many specialized
applications such as device controllers, message/network switching, data
acquisition, automated testing, laboratory/Industrlal automation, work
stations, etc. The SOA capability of an SBC is determined by the capability
of the mlcroprocesor, memory and I/O chips that can be mounted on standard
circuit board. As 32-blt microprocessors and 256 Kblt memory chips become
available, the SBC capability horizon has expanded well beyond the earlier
"controller" type applications.
Microprocessor technology has also given rise to a variety of microcomputer
systems that provide substantial capability at low cost. In general, this
includes application oriented systems such as personal computers, word
processors and business information systems where cost is the primary driver.
It also includes systems that strive for cost-effective improvements in
performance (throughput) and/or system rellabillty/malntalnabillty through
multiple processor architectures. While microprocessor technology now offers
many mainframe features and capability, they cannot individually provide the
computational power of the larger systems. This has resulted in new multiple
microprocessor systems based on hlgh-speed Interconnectlon buses that offer
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Table l .3.3-5
MICRO-COMPUTERCHARACTERISTICS/COST
H.P. STRATUS CONVERGENT
9000 (217) XA-600 Mega-Frame
Processor 68000 6BOlO 68010 (2)
(Pair & Spare)
Memory 8 M bytes 16 M bytes 7 M bytes
Performance v .5 MIPS 3 MIPS .5 MIPS/Proc
Networking 1.3 Mbytes/sec 2.8 Mbytes/sec lO Mblts/sec
per DMA per channel
Volume 3 ft3 26 ft 3 22 ft3
Weight 18 Ibs 600 Ibs 520 Ibs
Power 120 W 5KVA 2.7KVA
Cost $9000 $325-350K $50-60K
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enhanced performance as well as fault-tolerance Features (see Section 1.3.1).
Such systems are often based on the SBC described above. Examples include
Hewlett Packard's 9000 series supermlcro (proprietary NMOS III technology),
the Stratus Multiple Micro systems (68010 based fault tolerant systems)_ and
Convergent Technology's Mega Frame (MC 68010 and Intel 186 chips with UNIX).
Characterlstlcs/cost of these units are provided in Table 1.3.3-5.
1.3.3.2.5 Microprocessors.
Microprocessors are single chip or chip set processors that have evolved
rapidly from 4 and 8-blt "controllers" to today's 32-blt processors that
provide many mainframe features. They are included here For completeness and
as potential building blocks for future system "boxes" but are not, in
themselves, considered to be an option. However, since their capabilities may
significantly impact system level trends, we have characterized some of the
more significant innovations that are likely to influence mlcroprocessor-based
system architectures. The implications of microprocessor technology on flight
systems will be described in Section 1.3.4.
The SOA in microprocessor technology can best be illustrated by the new 32-blt
generation including Motorola's MC68020, Zllog's Z80000, Intel's IAPX 386,
Hewlett-Packard's HP FOCUS, Bell Laboratory's BELLMAC-32, and National
Semiconductor's NS32032. Compared to their predecessors, they have more
instructions, more registers, more extensive co-processor capability, higher
operating speeds, and extended direct memory addressing. Table 1.3.3-6
provides a comparison of current 32-blt microprocessor characteristics.
available features include the following:
o Instruction cache memory
0
Other
Virtual memory capability
o Instructions to aid compilers and operating systems
o On-chlp multiple processors (floating point, memory management, etc.)
o Coprocessor support and interfaces
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Characteristics
Table 1.3.3-6 32-Bit Microprocessor Characteristics
HP FOCUS NS32032 MC68020 ZBO000 IAPX386
Chip Technology NMOS III XMOS HMOS NMOS HMOSIII
(Proprietary)
Power (Watts) 7
Clock Frequency 18
(MHZ)
Data Word Size 32/64
(Bits)
Instructions 230
Registers 7/lO/ll
(Arlthmetlc/Index/
General Purpose)
Direct Address 500M
(Bytes)
l 1.8
6- lO 16
32 32
B6 65
B/B/B 8/I 6/I 6
16M 256M
l 2.5
25 B
I/4/8/16/32 8/32
180 Ill
32/32/32 8/8/8
32M 32M
DMA Standard Standard Optional Optional Optional
First Delivery lgBl lg83 lg84 1984 1984
Second Sourcing N/A Yes Yes No Yes
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Of the new microprocessors described, the HPFOCUSand BELLMAC-32are intended
for use only in HPand Bell products and are not expected to be commercially
available. Most of these microprocessors average about 150,000 transistors/
chip. The HP FOCUSis the exception with about 450,000 transistors.
The most innovative of the new microprocessor designs is Intel's IAPX 432. It
is a 32-blt three-chlp microprocessor set in which an object-orlented
operating system is implemented In the chip circuitry. The 432 hardware,
operating system and system programming language all support the concept of
"objects" - variable length data structures (records, vectors, arrays,
processes, etc.) that have a higher order than those typically implemented by
traditional architectures. The following characterizes the key feature of
this unique microprocessor.
A hlgh-level instruction set designed to accommodate efficient
translation of hlgh level languages.
o Operating system kernel in hardware (i.e. task scheduling, etc.)
o Two-level multlprocessor bus structure.
Built-in security features to protect the integrity of objects and
programs.
o Virtual memory capability (segmentation).
o Functional redundancy checking allows pairs of 432s to check one
another and flag computational errors.
o 200,000 instructions per second.
o Ada orientation aimed at reducing programming costs.
o Operating system features facilitate the sharing of workloads
automatically and dynamically.
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Intel announced intentions to provide a new cross-development system, Ada
compilers, and development support under UNIX. Intel is expected to develop
newer and faster revisions of the 432.
Application microprocessors are chips dedlcateCto specific applications that
relieve the host CPU's processing burden and increase system throughput in
computation - intensive applications. This is a rapidly emerging technology
providing cost-effectlve alternatives for such complex applications as signal
processing, voice synthesis, video display and modern processing. They are
generally speclal-purpose architectures designed to efficiently execute
specific algorithms such as FFTs, Linear Predictive Coding (LPC), etc. It is
expected that application processors will continue to improve and be available
for those applications that have hlgh-quantlty commercial market potential.
In response to Air Force initiatives to standardize computer instruction set
architectures (ISA), many avionics suppliers are now producing MIL-STD-1750A
computers (see Section 1.3.4). As a result, a number of suppliers are
developing 1750-based mlcroproces_ors to further reduce size and power and
enhance throughput/memory capability. Products expected to be available in
the near-term include the following:
Fairchild F9450 MDAC 281
Chip Technology
Throughput
Memory Addressing
Floating Point on Chip
Packaging
I2L
700 KIPS
64K direct, expendable
to 1M word.
Yes
Single Chip DIP
CMOS-SOS
900 KIPS
64K direct, expendable
to l M word with MMU.
Yes
3-Chip on Thick Film
Assembly.
These microprocessors are designed to meet military specifications and are
inherently tolerant to relatively severe nuclear radiation environments. As
these products become available they will be incorporated into the new flight
computers. In addition, there is a new generation of 1750 microprocessors
that will emerge from the VHSIC program and provide substantial improvements
in processing speed (5-I0 MIPS).
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1.3.3.3 Projected Capabilities. It can be expected that the capabilities of
all general purpose computer options will improve significantly in the future
due to their broad commercial market. Even in the somewhat limited market
occupied by supercomputers tremendous gains are likely to be achieved
motivated by new commercial applications, Japanese Inltiatlves, and national
concerns for maintaining competitive leadership In hlgh-technology computing.
However, degree of improvement will not be uniform in all areas and will
probably reflect the market expansion potential In each area. As shown in
Table 1.3.3-7 microcomputers are expected to experience the highest growth
rate and the mainframe market the lowest rate with a diminishing percentage of
the total market.
The performance capabilities of all general purpose options will continue to
increase with time, as depicted in Figure 1.3.3- , somewhat blurring option
definitions. These performance increases are due Co two mechanisms. First,
these systemsbeneflt through technology improvements, i.e., LSI/VLSI
implementation of processors and memories. Secondly, vendors continue to
expand downward, providing low cost versions of this high performance
systems. New and more powerful microcomputers for example will soon dominate
the low-end minicomputer market because of their significantly lower costs.
Minicomputer vendors are now, in fact, incorporating software compatible
microprocessors in many of their low-end products.
The trend in processing power has been roughly an order of magnitude increase
as measured in MIPS every flve years, based to a large extent on advancements
in integrated circuit technologies. This trend will be difficult to maintain
however since we are rapidly approaching the physical limit of gate speed in
bi-polar and MOS technologies. A general move toward the high mobility of
gallium arsenlde is expected with additional techniques, i.e., LN2 cooling
to further increase mobility and implementation of innovative computer system
archilectures i.e., multiprocessor techniques. The resulting performances
are, however, difficult to project over period exceeding a few years,
particularly in the areas of supercomputers where only wild speculation can
provide any estimates. The instructions per second which is now a poor
measure of processing power will certainly be replaced or redefined to become
152
Table l.3.3-7
MARKETING TRENDS
Microprocessors
Word Processors
(Personal Computers)
Single Board Computers
Mlnlcomputers
Mainframes
Total Sales
1975
9%
4%
3%
l0%
83%
$13B
1980
6%
6%
1985
20%
I0%
1990
37%
13%
11%
17%
60%
13%
21%
36%
12%
21%
1 /%
$29B $62B $141B
1995
55%
14%
9%
17%
5%
$313B
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FIGURE 1.3.3- 3
GROWTH OF NODAL ARCHITECTURE CAPABILITY
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a more meaningful definition, particularly with the expected popularity of
RISC architectures. Nevertheless it is of some interest to attempt to project
where the more orderly mlcro's, mlni's, and mainframes may reside on the
performance scale at IOC. These categories, as shown in Figure 1.3.3-3 are
expected to propagate upwards into the next performance region. Thus, the
mainframes will cover a range of I00-500 MIPS, mlni's will cover 50-150 MIPS
and mlcro's will peak at 30-I00 MIPS. The word format for these units will be
32 on the low end up to 64 bits and their internal memories will approach
significant percentages of their virtual memory space.
1.3.4 Flight Computers
1.3.4.1 Description
This category includes options for computers that can be used on the SSP
flight elements. While general purpose in nature, such computers will differ
from those described in Section 1.3.3 due to the physical constraints (size,
weight, power), operational environment, and rellabillty/availabillty/
maintainability requirements imposed by an orbiting Space Station or
associated platforms. Historically, flight qualified computers have evolved
into distinct classes based on the flight vehicle (satellite, missile,
aircraft, etc.) and the operating environment (radiation, space/atmosphere,
shock/vlb.). These differences resulted in unique computer designs responsive
to the specific vehlcle/envlronment requirements: computers developed for
space applications (satellites, deep space probes) tended to stress
reliability, low power and small size, while sacrificing on-board performance
capabilities. Aircraft computers, on the other hand, have abundant power, air
cooling, moderate size constraints and adequate opportunity for maintenance
resulting in relatively hlgh-performance systems. These differences are
further described in Table 1.3.4-1. The Space Station environmental
requirements are actually a composite of those for space and aircraft. While
the STS is a similar environment, there are still si§nlflcant differences
since Space Station computers need only be transported to orbit (not
operational during launch) and they must tolerate long-term radiation effects
(accumulative dose). Fortunately, many of the boundaries between
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envlronment-speclflc flight applications are beginning to diminish and
technology advances are changing many of the design trade-off decisions
previously faced. As a result, new flight computer products are emerging that
are designed to be applicable for both military aircraft and space
applications.
One of the more significant drivers for this category is the requirement for
operation in the space radiation environment over long periods of time. In
the Space Station environment, it is necessary to consider the long-term
degradation due to total dose of ionizing radiation, random logic upset due to
cosmic ray and solar alpha incidence, and fluence pulse effects. Currently,
qualified radiation hardened components are typically a limited variety of SSI
technology, available in limited quantities, are very expensive, and require
long lead times. In addition, the traditional radiation hardened memories
have been the slower, heavier and larger varieties, i.e., core, plated wire,
etc. Consequently, radiation hardened computers have suffered significant
size, weight and performance penalties compared to their 'non-rad'
counterparts. Qualification of LSI and VLSI components and memories will
alleviate much of this problem.
In addition to operating in the Space Station environment, an on-board
computer must also provide sufficient resources (throughput/memory) and
networking capability to support distributed DMS concepts and future growth
paths. While individual computer resource requirements are not defined, it is
clear that high MIPS/cost and MIPS/slze ratios are desirable and that higher
network nodal capabilities will ease network design, minimize potential
bottlenecks, and facilitate future growth. High-speed flexible networking
capability is generally lacking in this category with MIL-STD-1553 (l Mblt
serial bus) as the prevailing standard. Efforts are currently in progress to
develop a new MIL-STD. bus (network) with enhanced speed and flexibility.
The options in this category include the following:
- Mll.-standard ISA flight computers
- Mll.-spec. versions of commercial minicomputers
- NASA standard spacecraft computers
- New Space Station standard computer development
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1.3.4.2 Option Characterization
1.3.4.2.1 MIL-STD ISA Fllqht Computers
Standard instruction set architectures have been used by the military for many
years and have been supported by numerous commercial sources. In recent
years, the Air Force has established the MIL-STD-1750A as their standard
flight computer ISA. Due to the relatively large quantity marketplace that is
emerging for Air Force applications, this initiative has been well-supported
by the avionics industry. Nearly all flight computer suppliers now offer, or
are developing, a 1750 flight computer. Most of these computers are
implemented with today's blt-sllce technology. However, new I750 chips are
currently being developed by Fairchild, MDAC and Mikros, as described in
Section 1.3.3, and more powerful chips will emerge from the VHSIC program
(Westinghouse and Texas Instruments). Because of this broad industry
acceptance and the VHSIC emphasis, the 1750 has become the de facto standard
for many non-Air Force applications as well. While actual experience with
1750 computers is still somewhat limited, the following potential benefits
have been identified:
o A growing base of support software, both GFE and vendor supplied.
o Enforced portability of software including any machine language code
(i.e. operating systems, etc.)
o A good technology growth path supported by DoD, (i.e. VHSIC and DARPA
program will focus on current military standards).
o Many supplier sources to choose from.
However, it has also been observed that the same results can be achieved with
the use of a standard high order language (HOL) such as Ada while allowing the
introduction of more powerful and modern architectures. It has been argued
that raising the level of standardization (i.e. from machine language to HOL)
will further broaden the support software base well beyond the avionics
community support.
The following characteristics are typical of today's MIL-STD-1750 computers
0
0
0
16-blt architecture
Throughput = .5-I.0 MIPS (DAIS mix)
Memory addressing up to l Mword with memory management units
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32 and 48-blt floating point arithmetic
16 GP registers
16 level priority interrupts
Qualified To MIL-E-5400
Built-ln timers and test capability
Logic Technology = Mostly Bipolar with some CMOS
Radiation tolerant
Typical size and power
- l Ft3 (ATR Mounted)
- 50 Lbs.
- <500 Watts (depending on memory type)
Cost <SOOK$
Available HOL's include Pascal and JOVIAL. Ada compiler in process
Table 1.3.¢-2 from Defense Electronics, 1982, "Weighing SO00.SX", describes
ongoing activities pursuing MIL-STD-1750.
1.3.4.2.2 MIL-Spec Versions of Commercial Minicomputers
A number of MIL-Spec. computers have been developed by avionics suppliers
under licensing agreements with commercial minicomputer manufacturers.
Noteable in this area are Norden (licensed to DEC) and Rolm (licensed to
Data General). These products have been used in a variety of military
applications including many flight programs. With the advent of the 16-bit
Air Force standard (1750), the use of these current products in future flight
applications will be limited. However, new 32-blt products have recently been
introduced (proposed) that will (could) be qualified to airborne
specifications (MIL-E-5400). This provides a 32-blt alternative to 1750 for
some flight applications since a 32-blt standard (i.e. MIL-STD-1862) is not
currently implemented. Table 1.3.4-3 characterizes these 32-bit mil-spec.
minicomputers. In addition, a few vendors are producing "ruggedlzed" versions
of minicomputers that don't meet full mll.-spec, requirements. Norden, for
example has had experience ruggedlzlng DEC products with a final cost of
approximately 2x the original product cost. The only other 32-blt flight
computer currently available is the IBM APlOl series that has "dual"
architecture capability, IBM 32-blt and MIL-STD-17SO.
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Vendors and Agencies
Actively Pursuing MIL-STD-1750A
TABLE 1.3.4-2 ORIGINAL PAGF. _$
OF POORQUAU'rt'
VENDORS VERSIONS VENDORS VERS IONS
Hu 1-c_rd _ to convtrl Nlvy'$
AN/AYK'-14 tO MIL-STO-17._A
-UP and running: was due to be v_trNx:l by the
Air Force in August 1982
Oelco I/2 ATR box (M362F). 32kwords. Fire Co_rol
Coml_ulerfor F-16 Multinational Staged
imptovlment Progrm (MSIP)
-NOt verified by If_ Air Force as me_ing the
Itanderd
-Has delivered fligh_ hltdwlnl Is sub-
¢onvacm¢ to General Oynamics
Re_ackaged vernon. S4k w_rcl¢ 940 kol_. k_'
LANTIRN
-Vldfkld Is meeting thestandard
-Has deli_wed fl_t hare'warnas
¢ommcm¢ to Martin Matietla
Updated vqm_n M_t¢ 372. 64k worcls
-Oetiven_dthe same as on the LANTIRN
-venrled as mee_lg me
I ATR box. _28k _ is I_anned
Faira'tild WOn¢ornl_tition tO¢levek_ MIL-STO-1750A
Semiconcluctor¢Np a4Nfor Genial O_t. Worth
-To be used in F-16 MISP
-Av_Lm_ in m_0-1983o_a _
GFJUtk_ ueestwQMIL-STO-17SGA
in FoSGII radar
-4nc:cx_)eradanw_ Tnmor
funded MIL-STO-1750A
Honey_v_l Suix:o_tructed to F_n:t_d to devqdopwcNteo-
lure imc_ementationfor • MIL-STD-1750A
_mt
Building _funded MIL-STO-17SGA
r_lx pro4=aumr
-intended for F-ISMSIP
10M Twe working _rt_ne veraion_ (C.._2_X
AJ_,I01E)
Won ¢oml_tlth_ for 1000 MIL-STO-1750A
¢ompute(I for the 8-18
_m ¢al_m4eof born AP101O _1
1750A ISAII
-Sutx=nncmr to 8oeing
Oallvered _ mglt,getzedldrt_me MIL-STO-
1750 ¢oml_Jter and =alcott toftwan_
-MIL-5"tI_1750A _ up _ rtmning
Working on • radiation hard and n4_t-hlrd
Vt_liOn. _tlt 17SOA chip s_l
Mikro_l
Rotrn
S_rry Univac
Te_ldyne
Trl¢or
A¢c_q)tingordenl for MKS1750, • fully-
mtl_rtz_l, SOS_MOS r_ll_tk_-hen_med.
._Ingle-clrcl MIL-STO-1750A _e_
-Borealn_a_ums 20 I¢1.In., oon_urnw 2W
-20Q ko1_l,v_h DAiS k'Ultn,v_io¢l mix
-Avldla0ie 4Q CY 82
AlSO_IIS MIL-STO-1750A so(tw_e _elo1>-
n_Int station
.Avlila_e 3(2 CY 82
Bidding • 1/2 ATFI _ze MIL-STO-1750A
coml:_teron AFSATCOM Tennin_ Upgrede
Wogrlm
won _k_n foe F-111O_a_ u_
Weel>O_UN_wComputer
-Will install in1=-1110,F-111F._-111A
-8rmmbo_rd u_ and runninO, _ on
SK-3121 ma(:Jllne
AWAYK-15A _ c_nl:.Jter (Univac
dedgn_tion-U1625) updated to MIL-STO-1750A
-Up _ running in Ak Force Av_onic_
Lal:_xltm_/
OeliveetngMtL-_rO-tT_A ¢omix_em to Slurry
Sys;m for Mc_uw _tom_k= Tm Equipment
(MATE) (Unmm dm_g__O) ¢ontn_
-$12k _ minis interfacdno with d_
won eoe,m_moneor'_-_,,.rn_ oon,_er
•_ MIL-STO-1750A
-I/2 ATR =4ze.17_ 700 kqm wlm i:)_S
mlx, m_=4e no_
$43K ead%w_ Relleblllty Im_
wananty mlw) _ S000 o_.inO _
_ i_vwb_e Iw clue_lty, datarendou_er
con_klerltk_ll
Also ra_rtm TDY-750 SOS _
mem W_em
-Avalla_e 4 _ ARO
. °
Building MIL-STO-17SOAoomp_er in VH,.q41C
wognm_
-For_ _ _ro-_d_rorg_
Built _ MIL-STO-17SOA f_. GE'=
F-SG It nlder
MILoSTO-1750A rld-Ilan:lened c_p
I_1 w_l I:tCA
•_ _ M_.-_RTO-1750A__ in
_nnanced imommd ,_UAPG-r_ fader
-Will Ix inCzh_ in F-l! t_. 8-,18 (I,_II_)
Usm MIL-STO-1750 In Arrn_u SGT YORK
Oivi_on AWOe/enN Sy_em, m _bcx>n_m_or
to For4 A_.o_m:_
Buii¢ling MIL-STO-1750A in CMOS for VHSIC
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TABLE l.3.4-3
MIL.-SPEC. 32-BIT MINICOMPUTER CHARACTERISTICS
CHARACTERISTIC
Instruction Set
Throughput (Whetstones)
Memory (internal)
Virtual Address Space
Technology
Volume
Weight
Power
Networking Capability
Available HOL
NORDEN NORDEN ROLM
MIL-VAX-I MIL-VAX-2 HAWK-32
VAX VAX D.G. ECLIPSE
l x lO 6 1.5 X lO6 1.5 x lO 6
4 M Bytes 8 M Bytes 8 M Bytes
4 G Byte 4 G Byte 4 Gigabytes
AST Gate CMOS IOK VLSI CMOS
Array gate array gate array
2 ft3 .09 ft3 1.4 ft3
170 Ibs. 65 Ibs. go Ibs.
1200 400 400 watts
UNI-Bus Q-Bus MCA Bus
1.5 Mbyte/sec 1.5 Mbyte/sec 4 Mbytes/sec
ADA, Pascal, ADA, Pascal, ADA, Pascal,
FORTRAN FORTRAN FORTRAN
TMI
(PROPOSED_
MOD COMP 32/85
6 MIPs
8 M Bytes
4 G Words
VLSI CMOS/SOS
Logic Arrays
54 Ibs.
309 w
160 M Byte/sec
Pascal, FORTRAN
SW Development
Environment Good Good Good Good
Cost $400-450K $200-250K 350K$ $265K **
Availability Date Now Mld '86 End of 1984 + 3 yrs.
** Requires estimated $12.7M for development.
Significant advantages associated with this class of computers includes the
following:
o Extensive base of support software and tools already exist for
minicomputers.
o Software development can be accomplished on compatible commercial
minicomputers.
o New HOL's (i.e. ADA) and operating systems Inltlally targeted to
m_nlcomputers.
o Track evolution path of minicomputers.
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1.3.4.2.3 NASA Standard Spacecraft Computers
This option consists of computers designed specifically to meet the stressing
space-related requirements of past and current NASA missions. Included are
computers developed separately through NASA-funded projects as well as some
commercially developed computers that have been used In limited applications.
The historical evolution of these spacecraft computers was heavily influenced
by the overriding concern for system reliability and the need for extensive
space qualification testing prior to flight. This influence led to a reliance
on relatively simple, highly cellable, on-board systems and the allocation of
more complex functions to maintainable ground complexes. The normal
spacecraft severe size and power constraints further reinforced this approach,
resulting in relatively low performance computers that significantly lag
behind the state-of-the-art for both commercial and military computer
technology. The capabilities of representative spacecraft computers currently
under development, recently flown, or planned for future NASA mlsslons are
summarized in Table 1.3.4-4. These computers have been prImarily designed for
fault tolerant configurations to be used in long-term, unmanned spacecraft
applications. A noteable exception is the IBM AP-lOl series general purpose
computer (GPC) used on-board the shuttle is a quad-redundant configuration.
The GPC can be characterized as follows:
o CPU - TTL, MSI/LSI
o Memory - 65K, Core
o Word Format - 32 blt
o Floating Point Arithmetic
o Throughput 450 KOPS
o Weight - 59 Ibs
o Power - 3SOW
o Cost - $500K
1.3.4.2.4 New Space Station Standard Computer Dew_lopment
While the previous section described the option of using existing or
in-development NASA standard spacecraft computers, this section describes the
option to develop a new NASA standard computer specifically for the needs of
space station. Due to the high costs associated with the initial development
of a new computer, extensive qualification testing and low-quantity
production, such an option is only likely if cost-effectlve alternatives do
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Table 1.3.4-4
Spacecraft Computer Characteristics
F T M"" °'F'A UI_T°T 0 I_E RANT MEMORY
FW - FIRMWARE
ITEK
APPLIE 0 TECHNOLOGY
ATAC - 16M$
2SINGLE STRING
CPU_WITH
CROSS-STRAPPE 0
MEM. PS. I10
OUAL MAY/JUNE 1981
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GALILE0 1984
1G132
11/24 (?)
128 K • t6
CMOS (H5604)
6 BIT HAMMING
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WITH 64 K • 22 MEM
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FOR DUAL PROCESSORS
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not emerge from the commerclal/military marketplaces. However, there are
potential advantages for tailoring a new computer design to the specific
application requirements of space station including the opportunity to
"build-ln" fault tolerance features, standard networking capabilities, and
other performance enhancements. While such functions can be implemented in
software, there are performance payoffs for incorporating these capabilities
in hardware/flrmware.
There are actually several alternative approaches to developing a new space
station standard computer (SSSC) that can be reasonably considered. This
includes the following:
I. Use commercially available uP chips.
2. Develop new custom chip set (VLSI)
3. Use blt-sllce technology to emulate commercial processors.
A qualitative assessment of these approaches is summarized in Table 1.3.4-5.
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o Performance Enhancement
Potential
o Potential Size/Power
o Potential Rad-Hardness
o Growth Potential
Risk Assessment
- Performance
- Cost
- Schedule
Cost Assessment
- Recurring
- Non-Recurrlng
- Support SW
- Quantity
Production
Table 1.3.4-5
NEW COMPUTER DEVELOPMENT SUMMARY
USE AVAILABLE
_P CHIPS
DEVELOP NEW
CHIP SET
BIT-SLICE
EMULATION
Low High Moderate
Good
Currently very
limited but
potential
improvement
Good. New
incompatible
chips can be
replacements
Good
Very Good
Poor. New
development
required
Moderate
Good
Code Enhance-
ments can be
%ncorporated
Low
Low
Low (If qualified)
Moderate
High
High
Low
Moderate
Moderate
Low
Low
Oepends on pP
Low
High
High
Depends on ISA
High
Moderate
Moderate
Depends on
target
Low
IBB
Approach l becomesincreasingly attractive as more capabilities are provided
on-chlp. As new uP chips begin to look more llke larger computer systems,
new uP-based computers are becoming more cost-effectlve to design and
develop and offer vast potential for reduced size and power. However, since
these devices still have relatively low computational power, more reliance
must be placed on concurrent architecture technology. This can introduce
potential design complexity related to processor Interconnection efficiency,
data queuelng, operating system overhead, and resource contentlod that must be
addressed within the context of the Space Station application.
The major problem wlth this approach is the general lack of devices that are
(or can be) qualified for a long-term space environment. Most currently
available processors are based on NMOS technology and lack sufficient
radiation - hardness. Bipolar products offer good immunity to total dose
radiation, where MOS products have traditionally shown poor total dose
characteristics to gamma radiation. As a result, current space/milltary
applications using microprocessors rely heavily on bipolar devices such as
TI's 9900 and on some available CMOS devices. However, recent studies on
various INTEL products indicate that as circuit densities increase,
improvement in the total dose characteristics becomes considerable. Where
earlier NMOS products showed degradation in the low kilorad range, higher
density HMOS II circuits have demonstrated performance without failure at
levels exceeding 50 krads. However, the best near-term potential is probably
offered by the emergence of new commercial products based on low-power CMOS
technology. The availabillty of new SOA microprocessors that can be qualified
to the space radiation environment is a major uncertainty due to the lack of
test data on advanced products. Perhaps the most cost-effectlve source of
rad-hard microprocessors will be those developed specifically for the military
such as the Fairchild, MDAC, TI, and Westinghouse MIL-STD-1750 chips described
in Section 1.3.3.
Approach 2 is probably warranted only if the development costs can be
substantially shared with other government initiatives (i.e. VHSIC, DARPA,
etc.) and if significant gains in performance can be achieved by incorporating
advanced technologies at the chip level. This might include the use of new
circuit technology (i.e. GaAs, CMOS/SOS, etc.) or innovative architectural
concepts. While the Air Force currently has projects under way to develop
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space-quallfled GPU chip sets (RCA EPIC, Sandla, etc.), the extent to which
NASA could influence these designs for space station specific requirements is
not clear.
Approach 3 uses available blt-sllce technology to emulate a target processor's
instruction set, a technique commonly employed by military avionics suppliers
as well as many commercial manufacturers. Typically, blt-sllce devlces can be
selected that are hlgh-speed and inherently rad-hard (bipolar, CMOS/SOS). By
emulating a specific target processor, a new computer can capture the existing
support software base and minimize support software development costs.
1.3.4.3 Projected Capabilities
Because of the relatively stringent requirements imposed by a space station
environment and the limited production quantities involved, it is likely that
future space station computer capabilities will be provided either by
commercial and/or DoD initiatives to support the growing military market or as
the result of NASA-sponsored development efforts (or some combination
thereof). The projected capabilities described here will focus on the more
visible trends in current and future military flight computers as summarized
below:
a. An increased military presence in space will drive hlgh-performance,
small form factor, rad.-hard computer technology.
b. DoD-sponsored programs (i.e. VHSIC, DARPA, etc.) will have a
significant "fallout" beneficial to space station computing needs as
participants incorporate technology into commercial products. Also a
direct product benefit if mil-standards are adopted, (i.e.
MIL-STD-I?50, etc.).
c. Because of a and b above, and other technology advances, commercial
products will emerge based on common modules that are adaptable to
both NASA and DoD applications. This trend is already apparent in
many of the newer flight computers (e.g. TDY-?50, APIOIF, etc.)
Examples of applicable computer systems currently being developed by DoD
contractors include Honeywell's Advanced Distributed Onboard Processor (ADOP)
and CDC's Military Computer Modules (MCM). Both of these programs are
striving to provide high performance capabilities in a distributed networking
environment, and both are being designed to incorporate evolving VHSlC
technology.
Other examples of advanced military computer development includes VHSIC
efforts by TI and Westinghouse as well as other contractor-funded efforts
(e.g. MDAC 281, etc.)
Figure 1.3.4-I shows the current and projected throughput capability million
machine instruction per second (MIPS) for military flight computers. It is
expected that any new computer development sponsored by NASA should be able to
achieve similar results. Clearly, the VHSIC program will have a significant
impact over the next ten years by improving speed and radiation tolerance
while reducing size and power. In addition, GaAs will offer significant
potential for future space applications due to its higher electron mobility
and inherent radiation tolerance. New GaAs products are beginning to emerge
and will become competitive in some areas in the late 80's. Development of
more sophisticated circuits is under way in Japan and the U.S. (DARPA) and
could result in mature GP computer modules in the early 1990's.
Early definitions of the Space Station architectures have generally identified
a 'standard data processor' for use as a standard/common unit for replicated
use by the Station sub-systems. It is of some benefit to project the
potential characteristics of this processor as it currently exists and as
projected to IOC and growth periods. This projection is shown in Table
1.3.4-6. As shown, the current generic performance is 0.5 - l.O MIPS which is
expected to increase to the lO0 - 200 MIPS range by 1997. As indicated
earlier, the instructions per second measure is currently not a totally valid
indication of performance particularly with the introduction of the reduced
functionality instruction set (RISC) architectures however this projection is
provided as a 'normalized' measure of performance. The memory and I/O
capabilities listed are not considered to be any technology limit but rather
are presented as capacities that complement the functional performance of the
Subsystem Data Processor (SDP).
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Table l .3.4-6
Generic Flight Computer Projections
1985 1987-1989 1992
Architecture Unlprocessor Main & Main &
1750A Co-Processor Co-Processor
Technology NMOS, CMOS GaAs, CMOS, GaAs,
VHSIC (RISC) RISC
Main Memory 64K-128K bytes .5 - l Mbyte 25-30 MIPS
Performance 0.5 - l MIPS 3 - 5 MIPS 25-30 MIPS
Networking I-3 Mbytes/sec 5-I0 Mbytes/sec I0-50 Mbytes
Size I/2 ATR 2 CKT Cards I-2 CKT Card
Power < 250W < 50W < 20W
Cost < $5K < $3K < $3K
1997
Multlprocessor
GaAs
I00-200 Mbytes
I00-200 MIPS
lO0 Mbytes
I-2 CKT Card
< lOW
< $3K
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1.3.5 Advanced Computer Architectures
1.3.5.1 Discussion
In the past decade there has been considerable momentum in both the commercial
and academic arenas to explore and develop new architecture utilizing von
Neumann and non-von Neumann concepts to meet the growing demands of real time
appl_catlons and to support particular software concepts. The rapidly
emerging reduced instruction set (RISC) concept is projected to become widely
supported for the next several years in the general purpose, yon Neumann
configurations and there is still some effort in reducing the 'semantic gap'
to more closely match architectures to HOL's. Systolic and data flow
approaches are being widely pursued in non von Neumann development. There
also has been considerable pressure particularly from NASA/DoD to develop
standards to support either specific HOL's or specific object code in order to
exploit software portablllty/re-useabillty. Perhaps the most concentrated
research/development effort is directed by the well documented 3apanese
initiative to develop a 'fifth generation' machine by 1990.
Fruition of much of this development is heavily dependent on the VLSI
technology. Tremendous advances have been made within the past few years such
that lO6 transistors on a single chip is now possible, the successful
implementation of high performance, 32 bit architectures with cache and memory
management produced at relatively low cost (see sectlonl.3.4)Is testimony to
this advancement. The Intel 432 project designed to implement Ada provided
VLSl building block approach that also incorporated significant F/T
capabilities. Also, NCR recently introduced their Geometric Arithmetic
Parallel Processor (GAPP) that provides 72 single blt processors each with 128
bits of RAM on a single chip representing the first commercial systolic array
processor chip.
These chips make possible the realization of extremely powerful machines
through utilization of massively parallel techniques. The 'Cosmic Cube'
project at CaITech, for example, utilizes an array of 64 standard processors
with a special Interconnectlon network and delivers IO% of the Cray I
performance at I% of the cost. The currently active VHSIC projects will boost
the VLSI technology.
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1.3.5.2 Options
For the purpose of discussion, the subjects addressed in the background
section have separated Into three categories: instruction set architectures,
multiple processor architectures, functional language architectures, and the
Japanese initiative. Each Is discussed in some detail in the following
sections.
1.3.5.2.1 Instruction Set Architectures
Instruction sets may vary In size; from large, redundant sets of minimal, or,
reduced instructions sets, depending on the particular philosophy embraced.
One such philosophy is that of the Reduced Instruction Set Computers (RISC)
which employ primitive instruction sets utilizing simple hardware
implementations. Recent architecture trends have provided increased
instruction functionalities requiring multl-level decoding and additional
clock cycles at the expense of more complex circuit and firmware designs.
Improved performance of these designs relies on execution of fewer
instructions for specific solutions plus continuing advancement In VLSI
technologies. This approach Is illustrated by the new 32-blt processors,
i.e., Motorola 68020, National 32032, Zllog 80000. The proponents of RISC,
however, argue that increased performance Is more universally achieved through
the use of simpler instructions wlth faster execution times. For
sophisticated applications requiring complex operations, the performance
benefit has not been clearly demonstrated; however, co-processor chips could
be developed for these complex operations.
While the RISC concept Is not new, relatively few architectures have been
committed to hardware. This group, all experimental, includes:
MIPS - Stanford University
RISC-I - U.C. Berkeley
IBM 801
173
RISC has recently been identified as an alternative approach for incorporating
new technologies into near term microprocessor development. The reason is
that these technologies, i.e., GaAs, have not matured sufficiently to support
the 200,000 translstor/chlp densities of the new 32-blt designs but support
the 20,000 translstor/chlp RISC design density. This development will be
particularly attractive for space oriented projects since GaAS provides not
only speed enhancement but radiation tolerance.
DARPA contracts for development of a GaAs RISC processor have been awarded for
l year to MDAC, Tektronlx/RCA and TI/CDC for a design plus sample hardware
demonstration.
The MDAC design characteristics include:
0
0
0
0
0
0
0
0
Stanford MIPS architecture
32-blt data path
Fixed point processor with a floating point co-processor
16 Mword addressabllity
4 watts/chlp
" 20,000 translstors/chlp
50 Mbps typical execution rate (fixed point)
Pascal compiler
1.3.5.2.2 Multiple Processor Architecture
Much of the effort in thls architectural category is being devoted to the
correspondence between processors and attached components at nodes on a
computer network, a tlghtly-coupled multiple processor, or a distributed
computing environment. The physical matching of bandwldths between
processors, memories, and physical linkages is greatly inhibited by the
software overhead required for the interactive protocols and general
management of the multiple resources. Although much was learned from the Cm*
and C.mmp experiments at Carnegle-Mellon University, there is still much more
to be developed for the computer network performance to match the total
capability of the processors and their attached components. The COSMIC CUBE
is one experiment In that direction.
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Another ongoing experiment is ZMOB at the University of Maryland, which has
256 processors connected via a hlgh-speed ring, so that a processor may
communicate with any other in "unit time", where unit time is defined as the
time it takes to send data once around the ring. ZMOB uses a functional
language and progress is being made towards achieving a high degree of
concurrency, and, thereby improved performance.
There are many computer networking and multiple processor experiments
presently underway in various university and industry laboratories. Of
course, the performance of tlghtly-coupled multiple processors depends heavily
upon low-overhead communication software to reach the throughput capabilities
of the hardware.
1.3.5.2.3 Functional Language Architecture
This class of architectures represent a departure from the classical von
Neumann, synchronous, defined instruction cycle designs. Performance
improvements are possible through the use of functional languages. Perhaps
best documented in this classification is the Data Flow architecture. The
data flow computer achieves fully asynchronous, parallel instruction execution
through two basic principles of operation:
Asynchrony: An operation is performed only when all required operands
are available.
Functionality: All operations are purely functional (i.e., no
slde-effects are produced).
Instead of execution control based on a program counter (von Neumann), data
flow operators (instructors) compute whenever all required input operands are
available. The output values from one operator flow directly to the inputs of
the next operator(s) without memory storage. This approach eliminates shared
memory bottlenecks of processor von-Neumann designs.
The principle of functional execution for data flow designs is that the
operators cannot interact, thus synchronization is not required, eliminating
the need for a central control.
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The essence of data flow program execution Is the Interconnectlon and
execution of functions. Conceptually, each data flow operator is allocated to
a unique processing unit. The set of operators that the computer directly
executes is the "base language". "Functional, high order languages with
compilers have been developed to translate the HOL's into the "base language"
for execution. It is not yet known whether Functional language architectures,
such as data flow, can efficiently execute functional programs in comparison
to von Neumann architectures and conventional language programs. The major
issue in answering this question is the high level at which functional
programs are written. Major open questions still exist In the categories of:
l)
2)
3)
4)
S)
6)
compiler techniques;
Interconnectlon structure;
caching;
tree representations of lists;
granularity of parallelism; and
controlling parallelism.
Functional program architectures are currently under widespread, active
experimentation to study the efficient execution of functional programs on
multlprocessor systems. The announcement by NEC of a data flow processor chip
is a welcomed hardware development, which will enhance the success of these
experiments and facilitate broad spectrum projects to answer the important
questions about functional language architectures.
1.3.5.2.4 Fifth Generation Architecture
Advances in Artificial Intelligence research and applications have been slowed
by the lack of computer systems with adequate performance and memory
capabilities. Such computer systems are anticipated as the next or 'fifth
generation' machines which are expected to feature masslve;y para]lel
architectures with tremendous capabilities for concurrent pattern recognition
and performing logical inferences.
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After a two-year preliminary investigation into the requirements and options
of the next generation architectures, the Japanese, in April 1982, officially
began their 'fifth generation' initiative, the most challenging and extensive
computer project undertaken to date. Under the direction of their Institute
for New Generation Computer Technology (ICOT) in combination with researchers
from eight Japanese corporations, this initiative has the goal of developing a
prototype 'fifth generation' computer system by 1990.
The project involves the unification of four separate areas of research:
knowledge based expert systems, very high level programming languages,
decentralized computing, and VLSE technology.
Three basic functions for the architecture have been identified:
a) intelligent interface machines corresponding to conventional I/O,
b) inference machines, corresponding to conventional CPU's, and
c) knowledge based management machines, corresponding to an integration
of maln and virtual memories.
These systems are expected to:
a) have a performance capability of lOOM to IG logical Inferences/sec
(LIPS)
b) process natural languages such as English and Japanese
c) freely handle non-numerical data such as documents, graphics,
images, and speech
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The project research into the advanced architecture will address several
options including:
o
o
Loglc-Programmlng Machines
Functional Machines
o Relatlonal-Algebra Machines
o Abstract-Data-Type Support Machines
o Data Flow Machines
o Innovative Von Neumann Machines
For the Loglc-Programmlng machines, the research theme is the study and
development of the necessary architectures to support inferences and a
computational model based on predicate logic with a power of expression
approximating natural languages. This research will involve development of
languages and a processing system incorporating predicated logic, development
of the basic technology (parallel systems and special-purpose mechanisms), and
logic programming machine (with a development goal of SOM - IG LIPS).
Research for the Data Flow machines will be oriented to parallel processing.
The preliminary goal is a machine with 16 processors and a memory of 8M
bytes. The final goal is a high speed machine wit IO00 - lO,O00 processors, a
memory of IG - lOG bytes, and a performance of l - lO LIPS.
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1.4. 1 Advanced Algorithms
1.4.1.1 Data Compression
There are numerous operational requirements for processing transmitting
remotely sensed imagery and for general science and engineering (GSE)
data acquired as part of the Space Station program. The imagery data
volume in particular, is expected to increase immensely as imaging
systems of higher resolution and spectral bands are developed and
deployed. The vast amount of mission data thus acquired in space
applications poses a serious problem to the Space Station Data System
(SSDS) in terms of data storage, processing complexities and response
times for end-to-end data transmission. Consequently, the cost of
archiving, transmitting and distributing large quantities of mission
data becomes a significant SSDS design consideration, even with the
currently projected improvements in applicable technology. To achieve
real-time efficient transmission of mission data and to conserve
communications channel bandwidth, data compression is usually
considered as one of the most powerful tools available. Data
compression algorithms tend to be application dependent and as such
will probably not be a standard service provided by the SSDS. However,
since they offer significant potential _or impact on _:ey SSDS arivers,
they will be characterized to the extent necessary to assess this
impact.
In addition to minimizing the storage cost, data compression provides
the following potential benefits:
o Memory requirement for search terms may be reduced.
o Lower transfer time due to compressed data volume may result
in faster responses to an I/0 bound system.
o Decompression processing can be distributed (i.e., embe_ae_ _n
workstations).
o Transmission of compressed data may result in reduced
communications bandwidth requirements, and thus redu_ced
communications costs.
o Backup/recovery time may be reduced.
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However, these benefits do not. come without potential drawbacks which
include the following"
o Data processing overhead will be increased for data
compression/decompression algorithms.
o Data Base Management System (DBMS) design may be made more
complex to account For interrelationship between index/f_le
design, search processing, and data compression algorithms.
o Some data compression schemes may destroy properties o_ the
data which may be required by a DBMS.
o Sensitivity to bit error rates may be increased.
I
These advantages and disadvantages from data compression must be
evaluated within the context of the desired application. Consequently,
the use of data compression to the desired application data must be
weighed with a performance measurment For the desired data quality.
This performance measurement is the so-called compression ratio (CR).
A high CR usually results in _ low data quality due to the high root
mean square error (RMSE) associated with high CR. For instance, a
user, who desires to have his application data with high accuracy, may
decline the use of any data compression on his data acquisition in fear
that the compressed data may not be recovered in its original (exact>
form for his special studies. In this case, the user's data
(non-imagery), which is expected to be relatively small in quantity,
will be processed, stored, and transmitted in an uncompressed form.
For user<s) whose spectral/spatial data is acquired through high
resolution remote sensor systems, the volume of data is expected to be
very large. In this case the quality o_ reconstructed imagery witln a
very large compression ratio may be found adequate for visual display
in a digital browse _acility available to the remote user(s) at a
minimal charge.
Some compressed mission data are more sensitive to channel noise than
others because an error in the compressed data during transmission
through a noise channel will usually introduce consideraOle amournt of
distortion. Error correction coQing, therefore, is often adooted when
data compression techniques are used to assure noiseless data
transmission.
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Data Compression options are grouped into four general categories as
follows:
O
O
O
O
1,4,1,1.1
Textual Data Compression
General Purpose Data Compression
Spectral/Spatial Data Compression
Data compression coupled with channel coding
Textual Data Compressio_
1.4.1.1.1.1 Description. Data compression techniques in this
category are generally applicable to a wide range of text-oriented
algorithms. The options include, but are not necessarily limited to,
the following algorithmic techniques:
am
b.
C.
d.
Repeated Character Compression
Fixed Length Encoding
Variable Length Encoding
Phase-oriented Compression
1.4.1.I.i.2 O_ioD_Characterization. The textual _ata compression
schemes listed adore are descriDed as follows.
a. Repeated Character Com_cession
This technique was the first to be used in commercial database
management systems as well as operating systems. The intent is to
either eliminate unnecessary characters (i.e., trailing blanks/zeros,
etc.) or to replace strings of repeated characters with counts or o_her
information requiring less storage space. Systems using this technique
include IBM's HASP and _YLBUR. Repeate_ character compression has the
following characteristics:
o Low computational overhead
o Effective for emOedded blanks or other repetitive characters.
o Most effective with formatted text (e.g., printouts, reports,
computer programs, etc.).
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b. Fixed !@D_th encodiQ_
This technique is based on the fact that, while data is encoded using,
say, an 8-bit character set, most of the bit combinations appear very
seldom in the data. In some applications, all necessary characters can
be comfortably encoded into smaller field code. This provides an
immediate, data-independent reduction in required storage spaceJ
Baudot and b-bit ASCII codes are examples of this technique. The
characteristics of fixed-length encoding include the following:
o Not effective if a complete character set is required.
o Low computational overhead for actual
compression/decompression.
o Depending on the byte-oriented nature of the host machine,
algorithms involving shorter characters can be slow ana
complex to program.
c. Variable lenqth Encodinq
This technique is based on the observation that some characters occur
more frequently than others. The algorithm builds a table of
variable-length bit encodings for the characters, the most frequent
being represented by a small number of bits, and the less common ones
by relatively long bit strings. The_-code algorithm by HartCl] is one
of the variable length encoding techniques developed for data
compression. In some applications, compression of the order o_ 50%
have been reported. This approach can be charactrized as follows:
o Optimal encoding techniques
o High computational overhead and relatively complex
programming.
o Complex boundary conditions for byte-oriented transfer _o
external devices.
o Can be extended to character pairs.
o Comoression e_iciently depends on knowledge of clnaracter
_requency statistics.
d. Phrase-oriented compression
TInis technique takes advantage o_ detailed Knowledge of the phrase
occurrence rates in the database. This method depends heavily _n the
precise c_ntent of a specific database.
1.4.1.i.2 General Purpose Data Comoression
1.4.1.1.2.1 Descr_loD. Data compression algorithms in this
category ire, neither theory-oriented, nor specifically designed for a
particular type of mission data, but generally applicable to reversibl_
data reduction for general purpose. The options include, but are not
necessarily limited to, the followingz
a. Data Compression by Prediction Method
_. Data Compression by Interpolation Method
c. T_ansform Coding
1.4.1.1.2.2 O_ion Characterization. The general purpose data
compression algorithms listed above are described as follows.
a. Data Compression _, Prediction Method
This technique developed for data source redundancy reduction is based
on a test by comparing the predicted sample point, X _, with the actual
data point, X, to see whether the magnitude of the difference between
two points is within an apriori tolerance band, B [2]. The predictor
(the predicted data point for the present sample) is calculated with a
difference polynomial by using the past samples! or simply, the
predictor predicts the present sample by using the past samples. In
case the magnitude of the difference between X and X' is less t_an or
equal to B, the point will not be transmitted. The process is repeate_
until the absolute difference is over the threshold value B, the actual
sample point is transmitted appended with a code to indicate the number
of sample points which were not transmitted. O÷ course, the first
actual sample point is always transmitted and used as the starting
point (re_erence point) for the calculation of the first predictor.
During decompression, the data points _hat were not transmitte_ _ill be
filled out with the calculated predictors by using the same di_÷erence
polynomial for data compression.
The predictor can be calculated with an Nth order difference
polynomial, for N = O, l, 2, .... It is apoarent that _he higlner is
the N value, _he more _omplex the harc_ware/software _eslqn i_ i_vol_e_,
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and consequently, the less efficient the prediction data compression
will become. Therefore, only four relatively simple predi=tion
algorithms for data compression are described as follows:
(I) Zero Order - The predictor is always set equal to the actually
transmitted sample point or the previous successfully
predicted one.
(2) Zero Order with Offset - This technique differs from the zero
order in that the predictor will remain the same as described
above as ionq as no sample point is transmitted. Once an
actual point is transmitted the predictor will be calculated
with an added value which is simply the magnitude of the
offset.
(3) First Order Predictor - This is similar to the zero order
algorithm discussed above except that a first order difference
polynomial is used to compute the predictor.
(4) First Order with Slope Correction - This algorithm is defined
mathematically with a sloge correction term added to the first
order predictor, where the slope correction is a function of
increment in actual sample points X and the number of data
points skipped prior to a data transmission.
These prediction algorithms, in general, are designed for calculating a
predictor with Nth difference polynomial, when N ,2 2, tend to increase
complexity for hardware software implementation.
The operational characteristics of the prediction methods for data
compression are given [2] in Table 1.4.1.1-i below:
TaDle 1.4. I. l-l
Option Characterization of Prediction Methods
Prediction
Algorithms
Best Applied
To Image
Data Type Efficiency
Hardware
Complexity
Software
Complexity
Zero
Order
Zero Order
with offset
First
Order
First Order
with Slope
Correction
Nearly non-
constant,
slow varying
Ver_ Good Low Low
Constant, Good
slow varying
Low Low
Medium Good Low Low
Varying
Moderately Good Low Medium
Active
b. Data Compression b_ Interpolation Method
The interpolation data compression technique is similar to the
predictor algorithm using an Nt_ order difference polynomial, where
N = O, I, 2, .... The interpolator differs from the predictor in that
all sample points between the last transmitted point and the present
actual point affect the interpolation [3]. According to the software
evaluation results as shown in [2], E3] and [43, the performance
improvement of the interpolator from a first order difference
polynomial to a second or third order does not justify the added
hardware software complexity, therefore_ only the zero order and _irst
order interpolator algorithms are described as follows:
(1) Zero Order Interpolator - The functional operation of •_he zero
order interpolator algorithm as illustrated in Figure
1.4. i.I-I, is similar to the zero order predictor. Tlne main
difference pertains to the sample selected to represent zne
redundant set. The transmitted sample point for the zero
order interpolator is the interpolated sample point an_
_etermined at the end of the redundant set.
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_U
fx'
• Actual Sample Points (not transmitted)
Calculated Transmitted Sample Points
Figure 1.4.1.1-i Zero Order Interpolator
As shown in Figure 1.4.1.I-i, for example, the transmitted
sample point X is computed as the average between the most
positive sample X U and the most negative sample X L in the
set. All actual gamples which were not transmitted prior to
X ° are within an a priori tolerance from X'.
(2) First Order Interpolator - The functional operation of the
first order interpolator algorithm can be described as drawing
a straight line by using the first order difference polynomial
between the present sample and the last transmitted sample
point such that all intermediate _ata points (not transmi_te_)
are within the preset tolerance of the interpolated point at
the end of the straight line. In this algorithm, the very
first sample point is transmitted. This algorithm
demonstrates that the starting point of a new line is common
to the end point of the previous straight line, and thus the
continuous presentation of the Oata is provided.
The interpolator algorithms described aOove for data compression have
the following characteristics:
oORIGINAL PAGe" IS
reduction is mare efficient than the predictor, when applied
to the type of data varying continuously in a random manner or
perturbed by high-frequency noise.
o The zero order interpolator is simple in terms of
hardware/software implementation and very efficient when
applied to nearly constant and slaw varying data.
The first order interpolator can De applied efficiently to any
non-Durst data, but may increase the complexity in hardware
design.
c. Transform Codinq
The transform coding technique developed for channel bandwidth
compression is performed in a sequence of transformations _s_ng _wo
o_eratars as described in E2], [5], and Ebb. The mathematical operator-
transforms the input image data into another domain in which a closely
correlated input data is transformed into a form o_ independent
coefficients. The second ooerator.quan_izes and codes each of the
coefficients. The two-dimensional transform then transmits t_e co_e
over a channel rather than the image itself. An inverse transform at
the receiver reconstructs the imagery data. Figure 1.4.1.I-2 is g_ven
below to ill_strate a generalized transform coding scheme.
N OVO 0IMAGE IMAGE SET TRANSFORMATION CODER IDATA INTO BLOCKS
RECONSTRUCTED
IMAGERY DATA
INVERSE
TRANSFORMATION
TRANSFORM
LINK
/
Y
Figure 1.4.1.i-2 Transform Coding Functional Flow
During transform coding processing, the imagery data set is divided
into data blocks for subsequent processing. The design logic is that
in case any error occurs during transform processing, it will be
averaged out in a single block so that the error propagation is
reduced. The forward transformation provides the axis change and
outputs the transformed coefficients. The transform coder provides the
data compression by selecting the various coefficients according to
their significance. Those coefficients that do not meet the preset
threshold required will not be transmitted.
The transform coding technique has another property which compact_ the
input image energy into a few coefficients. This enables the deletion
of the least significant coefficients without increasing error in the
reconstructed imagery data. Therefore, adaptive thresholds should be
used for coefficient selection, i.e., in an imagery data block with
active data, such as an edge of an object, more information data should
be selected by presetting a relatively low threshold. As noted, the
inverse is calculated identically, except the normalizing factor, as
the forward transform. Therefore, the inverse transformation uses the
same information as the forward transformation to reconstruct the
image.
Four commonly used transform coding techniques are described briefly in
the following:
(1) Karhunen-Loeve Transform - This algorithm is considered
optimal [5] in that it generates uncorrelated coefficients,
compacts most of the energy in a few coefficients and thus
results in minimum mean square quantization error. However,
the mathematical operations are tedious due _o the need for a
precise estimation of the covariance matrix for the random
field and determination of eigen functions of the matrix.
Therefore, this technique is usually not recommended ÷or
real-time data compression.
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(2) Fast Fourier Transform - The advantage of the fast fourier
transform coding is that it produces a decomposition of input
images into sinusoidal waveforms C5]. The transformed image
will be quantized, coded, and transmitted over the
communication channels. Then at the receiver, the inverse
Fourier transform is taken to reconstruct the visual image.
(3) Hadamard Transform - This transform coding is based on the
Hadamard matrix which is a square array of plus and minus ones
and whose rows and columns vectors are mutually orthogonal
[5]. That implies that the _ranspose and the inverse of the
matrix are identical. This algorithm simplifies the
implementation since it does not require any multiplication.
(4) Discrete-Cosine Transform - A special transform coding
technique was developed and evaluated as shown in detail in
[_]. This algorithm uses Hamming coding with the
two-dimensional discrete cosine transform, the so-called
2D-DCT, at a transmitted data rate of I bit/pixel over a
binary symmetric channel. The design bit error rate (BER) of
interest is defined at 10 -2 . The research results showe_
that the allocation of 33 out of 25b (ib by i_) bits per bloc_:
using the Hamming code to protect (select) the most important
2D-DCT coefficients can substantially improve the quality of
the reconstructed image at a BER of lO -2. The most
important bits to select are determined by calculating the
mean squared reconstruction error (associated with an A-Factor
table), contributed by each bit in a 256-bit block, where each
A of A I through A 8 in A-Factor table is defined as the
normalized average reconstruction error power caused Oy a
single binary bit error in bits I through 8, respectively.
The bits are thus ranked according to t_neir calculated _rror
values from the largest to the smallest. Then, the Oi_s
corresponding to the largest errors are deemed to be most
important. As for the number of Oits to be selected for
transmission, it is calculated based on a well defined
probability bit error equation [hi.
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The transform coding techniques used for data compression have the
following characteristics:
o The transform coding, in general, involves tremendous amounts
of computations and complex implementation in hardware
design. It seems not euitaOle for multispectral imaging data
compression unless some special _UrPOse chips currently being
developed, such as GaAs, can then be availaDle for the SSIS
real-time hardware/software implementation.
o It may be applicable for channel error recovery for transform
image coding as discussed in E73. :
1.4.1.1.3 Spectral/Spatial Data Compression
1.4.1.1.3.1 Descq_ptioq. Interest in data compression on space
mission data is growing, especially in high-data-rate systems such as
the Multispectral Linear Array (MLA). This MLA concept arises _rom the
user needs which drive the design of the next earth resources
satellites away from the current Landsat Multispectral Scanner (MSS)
and Thematic Mapper (TM) configurations. Adequate data compression
techniques are required to insure that the instrument generated high
data rates can be compatible with the Tracking and Data Relay Satellite
System (TDRSS) and with ground data processing.
For some users of the high-data-rate systems, the operational pc_rposes
of a compression technique are two-fold. The primary goal is image
understanding and information preserving rather than characterization
of absolute scene radiance. Secondarily, t_e reconstruction image
process should De relatively simple even though the data compression
might be computationally tedious. The options in this spectral/spatial
data compression category incude, but are not necessarily limited to,
the following algorithmic techniques:
a. Cluster CoOing
O. Differential Pulse Code Modulation
c. Entropy Measurements and Maximum Compression Ratio
1,4, I. 1.3.2 Option Characterization
a. Cluster Coding
The Cluster Coding Algorithm (CCA) was developed by Hilbert C8_ C93 and
Ramapriyan [I0] for clustering and source coding to compress
multispectral image. All clustering techniques depend on a distance
measure between measurement vectors and a distance measure between
clusters. The distance measures between vectors, usually re ferre_ to
as the mean features, approximate the vectors and thus give the
spectral de$inition of a multispectral image. The distance measures
between clusters, usually referred to as the cluster map features, g_ve
the spatial definition. A simple flow o4 the Clustering Coding
Algorithm implemented by Ramapriyan ClO] is given in Figure 1.4.1.I-3.
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PIXEL
IMAGE
CHOOSE
INITIAL
CLUSTER
CENTERS
ASSIGN
EACH
PIXEL TO
CLOSEST
CLUSTER
CENTER
CALCULATE
CLUSTER
-- MEAN FEATURES
FOR CLUSTER
CENTERS
0
SET CLUSTER
CENTERS EQUAL
TO CURRENT
CENTERS
Figure 1.4.1.I-3 CCA Compression Flow
The CCA used for spectral/spatial Oata compression, as s_awn in F_gur_
1.4.1.I-3, has the following characteristics:
o Clustering is a means for automatically grouping
multidimensional Inigh-data-ra_e remotely sense_ _ata.
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To being with a CCA, a number of initial cluster centers are
determined by a set of a priori feature values of means and
variances for the multispectral data vectors to be clustered.
The input image is divided into non-overlapping cluster
blocks, and is processed (compressed) block by block by the
clustering algorithm.
The nearest cluster center to a pixel is determined by
calculating the Euclidean distance between the _ixel and each
cluster center.
o
o
Each cluster mean is computed after each pi×el _s assigned to
the cluster with the nearest cluster center. In case no pixel
is assigned to a cluster center, the cluster mean remains
unchanged.
The cluster mean feature values and the cluster map feature
values are output respectively to the cluster mean feature
file and cluster map _eature file for use in future image
reconstruction.
o
o
The convergence test can be accomplished in one of the two
schemes: The simplest way is a pre-determined integer to
indicate the number of iterations desired. The other case is
that in each iteration a fraction parameter (in percent) of
the pi×els that changed the cluster assignment is calculated
and then checked against an a priori threshold. If the
calculated percentage is smaller than the threshold value, the
clustering process is assumed to have converged.
The spectral and spatial compression ratios are calculateO
resoectively. The spectral compression ratio, corresoondlng
to the cluster mean features file, is a function o_ f, m, d
and n, where f is the number of bits per feature value per
ban_, m is _ne number of clusters per cluster _lock, _ is the
number of bits per original pixel value per band, an_ n is the
number of pixels per cluster _iock. The spatial compression
ratio, corresponding to the cluster map features file, _s
defined as the number of bits required to represent that data
in the cluster map file divided by the number of bits required
to represent the original data.
o The total compression ratio is the sum of the spectral and tme
spatial compression ratios.
o The compression factor, as it is oftenly used as an
alternative to measure the compression performance, is de_ine0
as the inverse of the total data compression ratio.
o The image reconstruction_ or image decompression, is simply
done as follows. For each cluster block, each pixel value is
set (without calculation) equal to the mean value of the
cluster (i.e., the cluster map feature) which the pixel is
assigned to according to the cluster map file. The mean value
of each cluster for the current cluster block is read from the
cluster feature file.
The compression process on the multisDectral image involves
very tedious calculations, therefore, a data processing system
with very high throughput is required.
b. Dif&erential Pulse Code Modulation
The Differential Pulse Code Modulation (DPCM) scheme was used by Hawk:es
[II] to compress the space data from a MultisDectral Linear Array (MLA)
imaging system by using the Gallium Arsenide integrated circuit
technology in a feasibility study. During the DPCM processing a
prediction value X' is calculated from preceding transmitted image
samples to predict the present input sample X. The difference between
X and X' is coded and transmitte_ to the decoder, and t_e image is then
_econstructe_ in the decoder by adding the coded difference Co the
prediction value X'. Three different DPCM data commression schemes
applie_ specifically to the multispectral image [11_ are brlefly
describe_ in this section. They are:
ORIG$NAL PAG_ |_
_gs OF POOR QUALITY
oo
o
DPCM with Huffman Type Entropy Coder
Block DPCM with Limited Overflows
DPCM with Non-uniform Max-quantizer
(i) DPCM with Huffman _z_e_E_o_.Coder. A typical Huffman tyoe
DPCM data compression scheme is depicted in Figure 1.4.1.I-4.
The multispectral image is fed into the Huffman type data
compressor. The predictor is designed to reduce the dynamic
range o_ the image data before it is presented to the entropy
cooer. The entropy coder, which applies a Huffman type coding
algorithm to assign variable length prefix codes on a
one-to-one basis for the differences given to it by the
predictor, is briefly described as follows.
As shown in Figure 1.4.1.1-4, the predictor X' can be:
a) Set equal to the adjacent (previous) Xi_l, j,
b) Calculated with two previous samples as the difference
of (2Xi_l, j - Xi_2, j) by using linear
extrapolation, or
c) Computed as a two-dimensional adjacent sample mean as
(Xi_l, j + Xi, j_l ) over 2. Then the difference
presented to the entropy coder for Huffman type coding
will simply be (Xi, j - X').
The design logic of the transmit _uf_ers in the scheme is to
smooth out the variations in bit rate caused by the variaOle
length of code words.
(2) Block DPCM with LimiteO Overflows. The DPCM algorithm takes a
fixed hummer o_ image pi×els (8 bits/pixel) from the scan l_ne
and packs them into a data Diock which contains:
a) I (one) pixel reference value with 8 Pits.
b) N pi_(el differences with 3 or 4 bits each.
c) F' number of overflow with 8 Pits per overflow.
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The scheme is depicted in Figure 1.4.1.I-5.
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Ir
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Figure 1.4.1.1-5 Block DPCM with Limited Over-Flow Scheme
The pixel differences are calculated with the simple adjacent
prediction arithmetic as described a_ove in paragraph (1)a). The
difference values are normally in the range of 2 2B, where B is 8
representing e-bit pixel value. Data compression _s achieved by
limiting the pixel differences to 2 (2L-l-l), where L is 3 or 4. In
some cases, however, the pi_el difference values computed this way may
well exceed the above defined limit. When this occurs, the pixel
difference, usually represented with a 3-bit (or 4-bit) value, is
replaced with a code instead, to indicate an overflow situation, and
the overflow pixel difference value in 8 bits is placed in the first
overflow slot. Subsequent overflows are placed in sequence in the
remaining overflow slots. During decompression, the reconstruction of
the original data image from the compressed data block is straight
forward.
(3) DPCM with Non-uniform Max-quantizer. This algorithm uses a
prediction/differencing scheme on the image pixels from a scan
line, and then the differences are fed into a non-uniform
quantizer as shown in Figure 1.4.1.I-6, where X is the
original input pixel, X' is the reconstructed reference value,
D is the difference of X' from X, and R is the coded
reconstruction level. The non-uniform quantizer has only
limited number of decision and reconstruction levels whlch are
characterize_ by a 3 or 4 bit code. In this scheme, there is
no exact representation of the differences.
Xi
7
INPUT
P I XEL
X' i
MAX
NON-UNIFORM
QUANTIZER
DELAY IELEMENT
Ri
Figure 1.4. i.l-b DPCM with Max-Quantizer
The predicted value used to compute the difference, is not the valuLe of
the previous pixel as specified in the simple adjacent prediction
algorithm, but is the sum over the previous reconstruction
differences. The placement of the decision and reconstruction levels
in quantization theory is usually solved based on some optimization
criterion. The Max-quantizer was designed with a criterion of
minimizing the mean squared error between input and outout by an
assumption of a particular probability density function for data
entering the quantizer £11]. The Max-quantizer has, as its
input/output, continuous signals. The results are generally given in
the form of a table of decision and reconstruction levels normalized
with respect to the standard deviation of the probability density
function of the inpL_t data. It normally derives the standard deviation
of the input and scales the tablm as desired.
The three DPCM data compression techniques have the performance
characteristics as tabulated below [Ii]:
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Miller developed an algorithm related to data compression for the NASA
End-to-End Data Systems Program with the MLA spatial resolution
requirements as a baseline [12]. It is not a data compression
technique but a scheme which provides an upper bound to tlne amount o_
data compression that can be achieved to preserve the scene spatial
resolution with minimum (or without) distortion during image
reconstruction. The Miller option has the following characteristics
[12]:
o A zero-order entropy, H(X) defined as the quantized pi:(el
size, is derived as a measure of the average source Oata rate
N (with N = 8, i.e., 8 bits/pixel).
0 To include the mutual data information between adjacenz
pixels, Y and X, where Y refers to a pixel output with glvel"_
knowledge of the preceding pixel X, a first-order entropy,
H(Y/X), can be derived accordingly. As noted, H(Y/X) is
always smaller or equal to H(X) due to pixel to pi×el
correlation.
O The maximum data compression ratio, Cmax, is defined as a
function of N over H, where N is number of bits (per pixel, o-f
original image), and H is the zero-order entropy or tt_e
first-order entropy, in bits.
O In order to reconstruct the image _rom the receiver, such
overheads in bits have to be added to the transmitted data, as
synchronization (S), channel error control (E), and reference
information (R). Then a data compression ratio, C, with
overhead parameters is defined as (N+S)/(A+S+E+R), where A is
the compressed average bit rate. It should be observed that C
is always less than Cma x.
0 Based on Miller's study [12], the average compression ratio
with no distortion during image reconstruction is in the range
o_ 2.5 to 3.0 (without overhead). However, the compression
ratio in an actual system would be lower, due to the e_.Fect o_
the overhead parameters discussed above.
0
_s noted in 5oo_es_i s 'tecI_nicai Orie_ing on " iecmnlques ._or
Rec_ucing Processing Requirement," a data compression ,Factor of
0.5 was shown as an indicator of compression per÷ormance for
reducing data storage in space [13]. The Sobieski compression
factor as a function of data entropy, was taken as an inverse
of the compression ratio from Miller's study [12].
1.4.1.1.4 Data Compression Coupled with Channel Coding
1.4.1.1.4.1 DescE_ption. Data compression algorithms have been
developed and implemented for remotely sensed imagery and/or 8SE data
applications at Jet Propulsion Laboratory (JF'L) for efficient space
data transmission. As noted, compressed data during end-to-end
downlink transmission are, in general, more sensitive to the clnannel
noise than the data uncompressed, because an error in the compressed
data generally introduces a considerable amount of distortion by going
through a noisy channel. For this simple argument, some data
compression techniques have been developed by making direct use of the
error-free concatenated Reed-Solomon/Viterbi channel coding for
compressed data transmission as shown in Figure 1.4.1.1-7. Prior to
introducing data compression techniques developed in this category, a
very brief discussion of the channel coding is found necessary.
The concatenated channel coding, as shown in Figure 1.4.1.1-7 between
the data compression and data reconstruction, consists of the
Reed-Solomon (RS) codes as the outer code and the Viterbi convolutional
codes as the inner code, designed for data transmission [14]. As
described in [15], the RS code is commonly referred to by two code
parameters, J and E, and denoted as a (2J-l, 2J-I-2E) RS code,
where J is usually set to 8 to indicate the number of bits per RS
symbol, and E is usually set to 16 to indicate the RS symbol error
correction capability with an RS codeword. In this coding system, the
incoming data bits are grouped into J-bit symbols and encoded by an RS
encoder. The RS encoder receives consecutively (2J-I-2E) symbols as
the information symbols and generates 2E check symbols appended to
information symbols to form an RS codeword containing (2J-I)
symbols. [he RS codewords thus formulated are then fed into a
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convolutional encoder and transmitted through a communication link to
the receiver. The received data is Viterbi-decoded and then fed to an
RS decoder for decoding.
As shown from the test results [15] [16], a concatenated coding system
with an ideal interleaving depth provides a virtually error-free
communication channel. As a matter of fact, to insure a BER of 10 -5
or less as generally required for error-sensitive GSE space mission
data transmission, is practically achievable. Since a virtually
error-free channel is feasible, any sophisticated adaptive source
coding techniques can then be applied for imaging and GSE data
compression without concerning the error sensitivity/distortion
problems associated with compressed data.
The data compression algorithms developed in conjunction with the
concatenated RS/Viterbi channel coding, include_ but are not
necessarily limited to the following:
o Block Adaptive Rate Controlled Image Data Compression
o RM2 Image Data Compression
1.4.1.1.4.2 O_t2on Characterization.
given above are described as follows:
The data compression algorithms
a. Block Adaptive Rate Controlled Imaqe Data Compression.
The Block Adaptive Rate Controlled (BARC) image data compression was
developed by Rice and Lee and implemented at JPL for remotely sensed
space data transmission through the concatenated channel coding [17].
The functional operations illustrated in Figure 1.4.1.1-8 are
fundamental to the BARC algorithm. The basic design logic of BARC is
to partition a line (one-dimensional) of input data sequence o_ image
with N bits into smaller data blocks. For each block, an activity
estimator will be calculated simply by taking the quantized sample
(pixel) value of the entropy. The activity measures are used for those
partitioned blocks to determine which blocks should receive reductions
in linear quantization. The number of reductions and their location is
determined with some simple arithmetic algorithms [17] such that,
2O4
(1)
(2)
when all the blocks are efficiently coded tlne number .of bits
used equals the number allowed for the input data sequence,
and
reductions in quantizations are first applied to blocks with
higher activity measures (larger sample-to-sample variations).
As shown in Figure 1.4.1.1-8, the block quantizer is simply a linear
quantization operation. This is accomplished by a shift and roundoff
operation to the calculated X' based on input sample (pixel) X [17].
The BARC noiseless coder consists of two operations: the preprocessing
operator and the code operator. The preprocessor basically performs
appropriate decorrelation and relabeling operations while the code
operator performs the assignment of variable length codewords to the
preprocessed data [17] [18]. These two operations are reversible in
that inverse operations applied to the output data transmitted through
the concatenated channel coding will reconstruct exactly the original
input data.
b. RM2 Imaqe Data Compression
The RM2 data compression technique was developed by Rice for remote
sensing image data reduction [18]. RM2, an acronym without definition
in any of Rice's publications, is defined literally in this paper with
his consent as the Rice Machine 2 (in the true sense of software). The
RM2 was developed prior to the BARC compressor, mainly for imaging data
reduction, and that is why the two algorithms have all (almost) the
same functional and performance characteristics. The distinct
difference between these two compressors is that for the block
quantization function as shown in Figure 1.4.1.1-8, BARC uses a
one-dimensional algorithm for deriving the quantized X" by a shift and
roundoff operation over the original sample X, while the RM2 algorithm
applies to a two-dimensional sample structure [18]. It is similar to
the "two-dimensional adjacent samples" predictor _or the Huffnlan
entropy coder as shown in Figure 1.4.1.1-4.
The option characterization of these two algorithms are comparatively
described in the following:
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0 J.-unctionally, both algorithms allow arbitrary selectable
compression rates, but the RM2 two-dimensional structure for
block quantization provides a broader range of options. That
is, at high rates of 3 bits per sample and above, the
rate/quality performance of both algorithms is equivalent,
whereas at lower rates RM2 provides a decided advantage.
0 Both algorithms can be operated with the noiseless coders with
code rates close to the data differential entropy for all
entropies above the neighborhood of 0.7 bits per sample [17].
0 BARC basically provides the top end of the RM2 rate/quality
performance range while applying only one-dimensional
processing. The one-dimensional processing also means that
BARC is applicable to, besides imaging data, the GSE type of
correlated data for which there are stringent fidelity
requirements.
0 Both algorithms use the concatenated RS/Viterbi channel coding
for virtually error-free data transmission [19].
1.4.1.1.5 Data Com_ess_on_P_ojected Capabilities
For achieving efficient space mission data transmission and conserving
communications channel bandwidth, data compression techniques have been
developed. As a result of limited time and el÷oft for literature
search, discussed above are the following Ib data compression
algorithms arbitrarily grouped into 4 categories as listed below:
Category i:
0
0
0
0
Textual Data Compression
Repeated Character Compression
Fixed Length Encoding
Variable Length Enclding
Phase-oriented Compression
(4 algorithms)
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Category ""'_.
0
O
0
General Purpose Data Compression (b)
Data Compression by Prediction Method
Data Compression by Interpolation Method
Transform Coding:
- Karhunen-Loeve Trans÷orm
- Fast Fourier Transform
- Hadamard Transform
- Discrete-cosine Transform
Category 3:
O
O
0
Spectral/Spatial Data Compression (4)
Clu_ter Coding
Differential Pulse Code Modulation:
- DPCM with Huffman Type Entropy Coder
- Block DPCM with Limited Overflows
- DPCM with Non-Uniform Max-Quantizer
Entropy Measurements and Maximum Compression Ratio (not
data compression algorithm but upper bound measurement for
evaluating spatial data compression performance).
Category 4: Data Compression Coupled with Channel Coding (2)
o Block Adaptive Rate Controlled Image Data Compression
o RM2 Image Data Compression
The data compression algorithms listed above have been developed by
scholars in the academic fields or by experts researchers in aerospace
industries and particularly in some space centers. It is conceivable
that the algorithms on the list, even though not exhaustive, are
definitely representative. As a result of this study, the projected
capabilities of data compression techniques which can be applied to the
space image and/or GSE data, are discussed as follows.
a. Data Unigue/Instrument Unigue/User Unique
Space data compression is data unique, instrument unique or user
unique. Different users, on ground or in space, may request mission
data using different instrument(s) in space at different data rates for
different purposes. Therefore, data generated during a specified
mission flight will be vastly different from each other in terms of
2O8
data volumes (large, medium or small) or in terms of data types
(spatial data or science engineering data). Consequently, data
compression technique(s) required for data reduction will be
different. In other words, a unique data compression algorithm should
be applied to a data type uniquely generated for a user with unique
mission requests using specific instruments. Furthermore, some
performance parameters included and used in a specific data compressor
should be specified differently in the data base to meet different (or
the same) user requirements. For instance, the RM2 imaging compression
algorithm provides the rate/quality performance [19] as shown in Figure
1.4.1.1-10. It indicates that at an average rate of 2 bits per pixel
(picture element) the Rmse (Root Mean Square Error) is approximately
0.4, but an average rate of 0.5 bits/pixel will yield an Rmse
approximately 3. b. This implies that, assuming a user had planned a
mission to generate large volumes of multispectral data by using a
high-rate sensor onboard, he might decide to use the RM2 compressor for
data reduction with either one of the two alternatives: taking a
compression ratio of 4:1 (2 bits per pixel) for a better Rmse, or
specifying a compression ratio of l&:l with a higher Rmse, depending on
the quality of the reconstructed data he desired for some special
purposes.
b. Exact Data Transmission with Compression Option
A user may have planned a mission and requests his mission data be
generated and transmitted without compression for special research that
requires data integrity. Of course, this type of mission data is
expected to be well planned and the size of data generated is not in
large quantity (relatively speaking). However, for such user's in some
special mission(s), the unnecessary characters, such as trailing
blanks/zeros, may appear consecutively in the generated data sequence.
To this case, a compressor in the Space Station data system, such as
the Repeated Character Compression, may well be applied automatically
even without the user's permission, for efficient data transmission.
c. H_h_Co@_uter Throuqhput Capabilit__R_g_E_Q_
The hardware software complexity associated with most of the data
compression algorithms design has always posed a severe problem for the
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current computers to resolve. However, some new computer developments,
such as the VHSIC program sponsored by DoD, are striving to show high
performance capabilities in improving throughput and radiation
tolerance. Lately, the Gallium Arsenide (GaAs) development for data
processing has shown significant potential for future space
onboard/ground applications with its high electron mobility and
inherent radiation tolerance. These new computer developments _hould
enhance the projected capability of the data compression techniques
implemented for space imaging and science engineering data reduction.
d. Concatenated Channel Codinq
The development of sophisticated adaptive source coding (data
compression) algorithms together with inherent error sensitivity
problems fostered the need for efficient space data communication at
very low bit error probabilities. This led to the development and
implementation of such channel coding system as the one discussed above
in paragraph 1.4.1.1.4.1. The performance of the concatenated channel
coding scheme was evaluated experimentally under a strong uplink and
downlink condition. The experimental results showed that the
concatenated coding scheme provides a coding gain of 2.5 dB or more at
very low BER (_ 1016 ) as compared with the Viterbi-decoded
convolutional-only system as illustrated in Figure 1.4.1.1-9 [15]. It
is felt strongly that during the SSDS software design the concatenated
channel coding scheme should be considered for implementation,
especially when BARC and RM2 data compression algorithms are considered
for space data reduction.
e. Promisinq Data Compression Algorithms
As a study result of the data compression algorithms discussed above,
the following action items related to the data compression projected
capabilities are suggested:
(1) g_tional Data Compression. It seems logical that the Repeated
Character Compression scheme should be implemented as an
option for the SSDS management to compress the unnecessary
character strings in a mission data sequence for efficient
space data communication.
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(2) Feasible Data Compression Technig_es. Assuming that the new
computer development programs for future space data processing
applications provide significant potential and that the
virtually error-free channel coding is readily applicable, the
Differential Pulse Code Modulation techniques as referenced in
Table 1.4.1.1-2, and the Cluster Coding Algorithm developed at
GSFC for spectral/spatial data compression [113, are
worthwhile for further exploration. Especially, based on
results as shown in Figure 1.4.1.1-10, the RM2 and BARC image
compression algorithms developed and implemented at OPL for
deep space data reduction are recommended for consideration.
Based upon the results of this literature survey, the
performance of the ib data compression algorithms given above
are summarized, with respect to their potential applications,
efficiency or compression ratio, and implementation
complexity, in Table 1.4.1.1-3 to conclude this study.
Of course, for efficient data communication, some special efforts
sponsored by NASA on developing new data compression algorithms and/or
improving current existing data compression algorithms should continue
until real-time data system implementation.
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Table 1.4.1.1-3
Data Compression Algorithms
Performance Summary
DATA
COMPRESSION
ALGORITHM
POTENTIAL
APPLICATION
EFFICIENCY OR
COMPRESSION
RATIO
H/W AND S/W
IMPLEMENTATION
COMPLEXITY
O
0
0
0
0
0
0
0
0
Repeated
Character
Compression
Fixed Length
Encoding
Variable
Length
Encoding
Phase-
Oriented
Compression
Data
Compression
by Prediction
Method
Data
Compression
by Interpola-
tion Method
Karhunen-
Loeve
Transform
Fast Fourier
Transform
Hadamard
Transform
Text
Text
Text
Text
Low to
Moderate
Data Rate
Low to
Moderate
Data Rate
Low, Medium
or Burst
(any type)
Any Type
Any Type
Good
Good
Good
Good
Good
Very
Good
Very
Good
Good
Low
H/W Low,
S/W Medium
S/W High
H/W Low
S/W High
Low to
Medium
Low
High
Medium
Medium
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tab ie I. 4.1. I-3
DATA COMPRESSION ALGOR I'FHMS
PERFORMANCE SUMMARY (CONTINUED>
DATA
COMPRESSION
ALGORITHM
POTENTIAL
APPLICATION
EFFICIENCY OR
COMPRESSION
RATIO
H/W AND S/W
IMPLEMENTATION
COMPLEXITY
0
0
O
O
0
0
0
Discrete-
Cosine
Transform
Cluster
Coding
DPCM with
Huffman Type
Entropy Coder
Block DPCM
with Limited
Overflows
DPCM with
Non-Uniform
Max-Quantizer
Block Adaptive
Rate Controlled
Image Data
Compression
RM2 Image
Image Data
Compression
Any Type
Landsat
Multispectral
Linear Array
(MLA) Future
Landsat
Future Landsat
Future Landsat
Spatial
Imagery &
GSE Data
Spatial
Imagery &
GSE Data
Very
Good
2.77
2.0 - 2.3
1.6
2.0-2.67
2. O÷
2.0 - b.O
H/W Hi gh
S/W Medium
S/W Hi gh
H/W Medium
H.W High
(buFfer &
memory )
S/W Hi gh
Medium
S/W High
H/W Medium
S/W Hiqh
H/W Medium
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1.4.2 Orl...board Space Station High Order" Language
1.4,2.1 On.-board Source Language
1,4,2,1.1 Description
lhe Phase B RFP for the Space Station Software Development Environment states
that "The reduction of life.-cycle costs, maximum commonality of hardware,
software, and systems among elements of the SSP are principal objectives of
the program". It further states "For software, commonality of programming
languages, support software, operating systems, and user interface languages
are major goals". The on-board source languages, which are used for
application and system software both on the On-board Space Station, platforms,
and in the development and simulation environments on the ground are the
subject of this section. Specifically excluded are design languages, user
control and interface languages, and simulation languages.
We believe a single general purpose programming language is available that
could truly meet the requirements of commonality, provide the capabilities
needed, (both general purpose and real-time) and provide the necessary media
For minimizing life cycle costs. We should judge such a language on richness
and functional capabilities, ease of learning, maturity/availability, ease of
use, readability, modularity, concurrency, exception handling, and
applicability to the space station.
Eight candidate languages are considered; these are Ada, Pascal, Modula-2,
HAL/S, JOVIAL, C, PL/1, and FORTRAN. Other languages were not considered;
generally, because they lacked modern features, have not been accepted in the
community, were not standardized, and/or did not provide the functions
required by the On-board Space Station.
In addition, we need to look at what language support tools are provided, how
well the language supports modern software concepts and methodologies and
determine its t;tability and potential for the future.
P_gCEDi_ PAGE BLANK NOT FILMED
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1.4.2,1.i.1 On.-,.board.Source Language
The On.-board Space Station applications are varied. The language must support
both system and application type programs, The language must be suitable for
embedded computer applications, provide real time services to an embedded
network operating system, be capable of generating the tools required for
simulations and other processes associated with the space station and its
ground based development environment. The language must be able to support
interactive processing, be able to interface with a data base management
system, and be able to support the communication services required by the
space station in communicating with its satellites, the Shuttle and the ground
support systems.
1.4.2.1.1.2 Characteristics of a Modern Programming Language
In order to address the life-cycle and productivity costs of programming for
the Space Station, new techniques and methods must be applied in the way
programs are generated and reused. R modern programming language can aid in
making this possible. The characteristics that are essential and would be
provided in part by most modern programming language are as Follows:
m
Be amenable and supportive of top-down structured programming
techniques and other modern design and implementation methodologies
Provide modularity
Have strong typing
Provide isolation of the user from private data and code (inFormation
hiding)
Have provisions for data abstraction
By use of these concepts and techniques it is possible to develop programs
that are useable, reliable, easily maintained and understood, secure, and
reusable. More detail information about their characteristics and application
follows:
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Structured programnling- Top-down structured programming provides for
the development of a program in a modular hierarchical form. The
modules may be programs, procedures, tasks, and subroutines or some
equivalent organ.i.zations depending on the language.
lhe selected language must not only have these capabilities, but also
have mechanisms to insure the consistency of the relations betw(_en
these organizations. In addition, a mechanism should be in place
that would allow or provide stubs for lower level references, so Lhat
the rest of the design can be accomplished, coded, compiled and
tested.
A structured language must have language constructs that are well
defined and which provide a concise representation of a logical
sequence within a module (e.g., constructs, such as when, while, if
then else, loop). These constructs foster the use of non--goto
sequences, but more importantly, they enhance the quality of the
design by making the design simpler, clearer, and more readable. As
a consequence the design is easier to generate, implement, maintain,
and review.
It should be noted that in the discussion of structured programming
that the top-_own methodology is not the only viable methodology.
Often in designing a program, basic building blocks are identified,
such as subroutines, which may have general applicability. These may
be designed and implemented first, resulting in conformance to this
lower level design by higher levels of a program. This bottom-up
methodology is aided by whatever modularization capabilities a
language possesses. Thus, the best methodology will be a blend of
the top-down and bottom-up approaches together with other proven
software methodologies.
Modularity - Modularity is the process of breaking up a program into
manageableparts that are logically consistent. Modularity allows
manydevelopers to work concurrently on a project. But, more
importantly, :it allows a program to be reduced to manageableparts
that can be visualized and understood. For example, it has been a
standard for manyyears in IBM/FSD[36] that modules should not have
more than 50 statements. Larger modules are difficult to comprehend
and therefore difficult to develop, read, and maintain. The language
should foster and be amenableto the construction of manageable
modular units.
Strong Typing - The Rationale for the Design of the Rda* Programming
Language [i] states that "a type characterizes the set of values that
objects of the type may assume, and the set of operations that may be
performed on them". The Rationale Further states that typing serves
the purpose of collecting in one place the common properties of
objects and giving them a name. It also serves to separate the
underlining and internal implementation dependent properties and to
distinguish in a program the distinct properties of the objects. R
strong typed language does not allow values of a variable of one type
to be assigned to variables of another type. Nor does it allow
mixing of variables of different types in the same expression unless
explicitly provided For. Strong typing in a programming language
guarantees these properties and ensures the reliability and the
consistency of the productions.
Information Hiding - Information hiding is a technique in which a
user is isolated From data and code which a user should not modify,
which the user can use without being dependent on its definitions or
operation other than ?or interface purposes, and which can be
modified only by the originator, so long as it remains functionally
equivalent and the interfaces remain the same.
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Data Abstraction -. Grady Booch in his book "Software Engineering in
Ada" [3] quotes Ross, Goodenough, and Irvine in their article on
"Software Engineering" on abstraction as follows; "The essence of
abstraction is to extract essential properties while omitting
inessential details" Grady Booch in the glossary of his book
defines abstraction as "Our view of an entity in the problem space;
in fact, everything that we know is an abstraction. All abstractions
are part of a ladder of abstraction in which given levels are
implemented at a lower level." William F. Appelbe in his paper
entitled
w Ada is a trademark of the U.S. Government Ada Joint
Office.
Proj ect
"Abstract Data Types in Ada" [5] says "Abstract data types were developed
as a tool for designing and specifying modular, reliable software. An
abstract data type defines a class of objects, together with the
operations which may be applied to objects of that class." He then cites
as common examples queue, stack, buffer, and file. The ability to limit
the set of operations to that set defined for the abstract data type is of
utmost importance especially in system programming.
1.4.2.1.1.3 Other Language Considerations
In addition to the above, consideration must be given to other factors which
would reduce development costs and provide reliable software for the Space
Station. First, is the development of reusable components. To make code more
viable and reusable for the On-board Space Station, a single general purpose
programming language should be used. This language should have properties
such as modularity, as previously mentioned, have macro or generic
capabilities to allow for the broader application of the sequences and
generation of reliable code, should have precise interface definitions and
utilize information hiding. Another factor is the availability of useable
code. With a single language that is matL_re and is not changing, therefore
truly portable, it becomes possible to use code from one project to another.
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Also, vendors will concentrate on producing code sequences in the single
language source format. If the single language of choice for the Space
Station is a also the choice for other embedded systems, the number of
offerings of useable source modules can become almost unlimited.
Additional factors that must be considered in a high order language for the
Space Station are exception handling, concurrency, the ability to interface
with other languages, and I/O and communication capabilities. The selected
language must allow for the precise handling of anomalies when they are
encountered during the execution of code. Even though the Space Station will
not have the critical ascent and entry problems of the Space Shuttle, critical
events and/or processes do occur, such as maintaining the proper operation of
the life support systems, maintaining the attitude of the craft, controlling
the operation of satellites, supporting payload operations. For these, the
language must be capable of providing corrective actions, e.g., driving
external alarms or controls. The foregoing was not meant to imply that
control of these processes is under the exclusive control of software, but to
suggest that if hardware is not used for these purposes, software control is
required.
The language must be able to accommodate concurrent processing. This is
particularly important on the Space Station itself, where multiple processors
will be used in a distributed network system. In this situation multiple
concurrent executions are required to provide, for example, redundancy in case
of component failure and to ensure certain real-time operations.
The language of choice must be capable of interfacing with other languages.
This is especially important in the ground-based Space Station preparation
areas where hundreds of thousands of lines of useable and proven code already
exist. In this case, it would be desirable to write new source code in the
new language and interface to the old code for various services and actions.
This is not a major factor in the Space Station On-board system, as most code
must be rewritten to accommodate changed requirements and a new environment.
I
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lhe new language must be capable of providing all types of I/O and
communicat, ion services. Both application and system type programs must be
serviced. [his means a generalized I/O capability must be provided; both
interactive and general.
1.4.2.1.2 On-Board Source Language Option Characterization
Ada list of general purpose programming language options for the On-board
Space Station are as follows:
- Ada
- Pascal
- Modula-2
- HAL/S
- JOVIAL 73
- C
- PL/I
- FORTRAN
1.4.2. I. 3. I Ada
Ada is a modern programming language [1,2,3,14,30 .... ] that was designed for
large real-time embedded systems, but which has general purpose programming
capabilities.
It has strong modularity, typing, and information hiding capabilities and
lends itself well to modern programming methodology, such as structured
programming and data abstraction.
It has facilities for excepti.on handling, for concurrency, and for interfacing
with other languages. Although it does not have direct I/O constructs, these
functions are provided adequately thorough packages. It supports reusability
through generics and the application of modules. It also has capabilities for
addressing specific storage cells and for "dropping" into assembly language.
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Ada is a new langu_ge and as of yet has not been proven on a large scale
real.-I:ime embedded system. It is complex and will require considerable amount
of training to use it properly. It is an ANSI standard language. Its
compilers are required to be validated. Also, it is the required language for
a].l new DOD embedded systems.
1.4.2.1.2.2 Pascal [14,26,30]
Pascal is a language of the 70's, which has become exceedingly popular in the
university and in some industrial communities. It is the basis for a number
of the newer modern languages. New versions have been formulated from it,
such as, Path Pascal and Concurrent Pascal. It provides strong typing,
checking of interfaces to procedure and function modules, constraining of
range values, and has a set of we11-thought-out control statements, that
enhance structured programming. Not provided are separate compilation,
real-time tasking constructs, low-level I/O, means for connecting software
modules to hardware interrupts, information hiding, and constructs for
detecting or handling run-time errors. Some of the deficiencies of Pascal
have been overcome in the Path Pascal and Concurrent Pascal versions, however,
because of a lack of a separate compilation capability in these versions they
will not be further considered.
The language is an ANSI standard language. However, because of extensions for
system constructs in the useable versions (i.e., in the extended versions),
the language cannot be considered truly standard or stable.
i. 4.2.1.2.3 Modula.-2
Modula-2 [26,30], an enhancement of Pascal, provides modular capabilities. It
is strongly typed, provides compiler allocation of data storage, a11ows
specifying an absolute address for a data element or routine, provides range
specification, provides task management, and allows separate compilation of
modules. No information hiding is provided.
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llt is a strong language that overcomes most of the Pascal deficiencies and
provides most of the capabilities required by the Space Station. However, it
has one serious fault [30] in its inability to interface with modules other
than Modula-2 and assembly language modules. The language is not currently an
ANSI standard and no validation procedures have been established for its
compilers.
1.4.2.1.2.4 HAL/S
HAL/S is a language of the very early Ig70's which contains many of the
important structured programming features of today. It was and is being used
with considerable success on one of the largest embedded programming systems;
namely, the Space Shuttle Systems. Although not strongly typed, the language
overcomes some of the typing problems by annotating the various references in
the compiler listing. HAL/S provides dynamic error detection and exception
handling. It has numerous modular constructs, provides for checking module
interfaces at compile-time, and allows for separate compilation of program,
function, procedure, and data modules. It provides real-time tasking
constructs with explicit control of initiation, termination, and cyclic task
operation.
It has limited I/O capabilities, provides no dynamic storage management, has
no absolute addressing mechanism, and contains no "drop in" assembly language
capabilities.
The language is controlled by NASA and it appears unlikely the language will
be changed in the near future. Limited compiler implementations exist For the
language and none have been formally validated.
1.4.2.1.2.5 30VIAL 73
JOVIAL 73 [14] is an upgrade of the original JOVIAL designed in the early
1960's. It has been successfully used throughout the years; mainly for Air
Force projects. It is a weakly typed language. It provides programs,
Function, procedure, and data modules, but no task modules. These modules may
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be separately compiled, Interface checking is performed. No information
h:i.ding and real data abstraction support is provided. The language provides
no real-time tasking constructs, no I/O capability, and no interrupt
handling. Extensions are being considered.
The language is controlled by the Air Force and all implementations must be
validated by the Air Force. The language will continue to be used for current
projects. It will be replaced by Ada for new projects as soon as a
satisfactory implementation of Ada becomes available.
1.4.2.1.2.6 C [33,14,30]
C is a general-purpose language developed in the early ig70's. It is
considered by its authors as a "low level" language. It deals "with the same
sort of objects that most computers do, namely characters, numbers, and
addresses" It has been primarily used in systems programming (writing
compilers and operating systems), i.e., where it is necessary to specify
particular registers and addresses.
No aggregate operations are defined. The language does not define any storage
allocation facility, nor does it provide input-output, tasking, or exception
handling facilities:
The language is classified by the author [33] as "typeless"; with the only
data type being the machine word, "C provides the fundamental Flow-control
constructions required for well-structured programs: statement grouping;
decision making (if); looping (while, ?or and do); and selecting one of a set
of possible cases (switch):" C uses pointers and has the ability to do
address arithmetic. Functions may be separately compiled. No run-time
reusage checking is provided by C.
Modularity as provided through function and data modules, however, no
interfacing checking is performed between external modules. Data modules may
be sepa"ately compiled.
There is no official standard for the C language.
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1.4.2.1.?.7 PLII [30]
PL/I was designed in 1965 by a committee of six individuals; three from
industry and three from IBM. -It was based upon FORTRAN, ALGOL, and Commercial
1ranslater. It was intended to serve both scientific and commercial
_._pplications. It is used to provide support tools for the On-board Shuttle
project; namely of the system programming variety.
The language provides more facilities than any of the other candidate
languages. It is complex; and probably for this reason has not been
universally accepted. It is weakly typed. It is highly structured and
provides modules which can be separately compiled. However, no interface
checking is performed. No information hiding is provided. It provides
tasking and exception handling. No range checking is provided.
PL/I is a standard language; but, its compilers are not formally validated.
1.4.2.1.2.8 FORTRAN 77 [14,30]
FORTRAN was developed by IBM in 1954 to address the scientific computing
problem. It is the second most widely used language in the world; COBOL being
the most widely used. It has undergone many evolutions; the latest one
resulting in a version called FORTRAN 77.
An IF, THEN, ELSE structure has been added to the language to make it more
structured. In addition, an ability to handle character strings and a
capability to more easily open and close files has been added [30].
FORTRAN 77 still embodies all of the old language features. They do not all
have to be used, but can be confusing to a person learning the language.
Also, FORTRAN lacks portability because of the nonstandard extensions in the
various implementations. FORTRAN 77 is weakly typed, provides no constructs
for detecting run-time errors and has no information hiding capabilities. In
fact, the shared use of COMMON has the opposite effect. Th_ language does
provide modular capabilities; but, provides no checking of the interfaces
between modul(_s.
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FORTRAI_ 77 provides no real-.time tasking constructs, but these carl be realized
with the use of the extension ISA 61.1. Also, it provides no low level I/O
handling function or absolute addressing capabilities.
FORTRAN's main advantages are its simplicity, acceptability, and the existence
of a large library of useful routines.
FORTRAN 77 is an ANSI standard, as were its previous versions. However, no
strict control is applied to insure consistency among the implementations, as
is being performed for Ada and JOVIAL 73.
1,4.2.1.3 Projected Capabilities
At this time the most suitable general purpose programming language For the
On-board Space Station applications appears to be Ada. It fulfills all of the
requisites needed for developing application and system type programs For the
On-board Space Station and does it well. Its features, which are well
formulated, are those of a modern programming language. The language is a
mature language that has been reviewed by thousands of language experts here
and abroad and is now an ANSI standard language. No changes will be allowed
in it until some time in ig88, if then. The implementations are guaranteed to
conform to the language specification by the independent validation and
repeated validation processes instituted by the DOD. As such, users of Ada
can look Forward to having a stable and functionally capable language.
Of more importance, even if all of the languages were of equal quality, is how
well the language will be accepted, and how well the language accommodates and
Fosters modern technology concepts and methodologies. These have importance in
the availability of a wider range of products that would be useable on a
project and the enhancements in software engineering that would be fostered by
a large usage base. We see Ada as being the basis for most of the new
technological and methodology advancements. The reasons for this are the
Facilities and functions preceded by the Ada language and the 43 million
dol].ars being spent by DOD in current Ada based initiatives such an, STARS and
SEI. We see Ada being required on all new DOD embedded computing programs
starting after 1%uly lg84. We note that there are currently 37 DOD programs
using Ada, representing some 307 million dollars.
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Ad(']it:Eonal].y, there are 120 new DOD programs in the works that will use Ada,
represent'Lrlg some 663 million doll_rs. By Fiscal y(_ar 1990 it is estimat_d
that there will be 1.30 billion dollars worth of new projects that will
require Ada. (These estimates of DOD programs were supplied by Major AI Kopp
at the Ada3ug - SigAda Conference of 28 November 1984.) We see Ada being
promoted for use in commercial type applications in the DOD. (Directive
5000.31 is being reopened to consider the inclusion of non-mission critical
applications). In addition, Ada is being used to rewrite one of the very
largest of the DOD programs (WWMCCS, having approximately, 21 million lines of
COBOL code). As a result of this DOD impetus, it is speculated that in the
not too distant future, Ada will be one of the major programming languages for
all types of applications. Ada will probably never be as widely used as COBOL
(over" 60% of the world's programs are written in COBOL). But, if DOD's
influence can make COBOL. a mediocre language, such a success, one wonders
what it will do for Ada, an eminently superior language.
However, the DOD interest in Ada is not the only interest; multiple commercial
establishments have expressed interest in the language and a considerable
number of software houses have become involved in producing Ada compilers,
software tools, and various forms of Ada packages. Fourteen Ada compilers
were validated by the end of 1984; only one of which was directly support(_d
by DOD. There were 24 other identified compiler implementations in progress
as of September 1984 [4]. Many more products are being designed by these
vendors, not only for the possible financial rewards, but for the opportunity
to be in the forefront of modern technology.
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1.4.2.2 User Or'iented Control Language
1.4.2.2.1 Description
lhis paper presents the user's interface to the Space Stations onboard DMS. A
user is defined as either: l) an operator interfacing with the core
(housekeeping) Space Station DMS elements or 2) an operator managing and
controlling a payload. It is a general consensus that the user's interface to
the Space Station DMS should be in the form of a precisely defined, user
friendly, English like language. The Space Station Phase B RFP describes the
UIL: "The DMS shall support a user-friendly language for the man/machine
interface. The language shall be capable of interfacing between man and
machine for" communications, display generation, monitoring, checkout and
control during a11 phases of development and operations." See reference [4].
In the same document, the SDE definition references the User Interface
Language (UIL): "a standard user-friendly language for interfacing users with
Space Station ground and flight computer systems."
The scope of the language should extend through all aspects of user
involvement with the Space Station program. From factory or laboratory level
testing, through integration level testing, to on-orbit testing, integration
and interfacing, the general user should be supported by a single language
environment. This single user oriented language will ease the operator's
transitions through the various steps in the development path from concept to
on-orbit operation.
A NASA wide committee (ad hoc committee for Space Station User Interface
language) has researched requirements for a UIL for Space Station and has made
recommendations for defining requirements for a new language for the Space
Station user interface. The resulting UIL environment will minimize total
life cycle costs for development of test and integration procedures for both
Space Station users and core systems developers. The UIL environment would be
more than just operator commands to the on-orbit DMS. The language needs to
have the following cI1aracteristics:
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Enclli,_ln l:i.l<e: easy to learn, use and read.
tJsel=ul for crew, scieni:ists, and engineers.
I:)rov:i.de,,_ real time interactive use as well as preptanned program
development, test and execution like a general purpose programming
language.
Support on-orbit and ground integration, test and operations:
o Manufacturing development test
o Pre- launch integration
o Pre-launch checkout
o Post-launch checkout
o Ground monitoring and control
o On-orbit integration and testing
o Operation Functions
o On-orbit maintenance and repair testing
Experience has shown that there is a great deal of functional overlap between
real time operator interaction with a H/W and S/W system such as the Space
Station DMS may require, and integration and testing functions which take
place during the development of such systems. This is the basic justification
For a UIL with such a broad scope. A UIL of this scope will necessitate a
complex off line development environment, presumably in the Space Station SSE,
and on-line environments (or target environments) ranging from small single
processor checkout system in the Factory or lab to the Full up on board core
and customer distributed systems.
Technology transparency is another key Feature of the UIL. Both the off-line
and on-line UIL environments must be as independent as possible of the
processing hardware that they execute in and the hardware that they are
controlling or testing. In an on-line environment, transportability to
different processors may be a requirement since it is unlikely that all
checkout facilities and the onboard DMS will use the same type processors.
lhe following is a summary o? other requirements for a UIL. These have been
analyzed in great detail in other high order language studies (see
references). These requirements will be referred to in the next section which
will characterize various existing test and integration type languages.
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Coral]land and mon:i for" func t ion s
Exter'nal interface methodology
Control of the system under test
Accurate timing functions
Ability to respond to external interrupts
Graphics, output and input functions, interactive displays
General "programming language" type functions:
o arithmetic, logical and relational operations
o data manipulation (shift, rotate)
o transcendentals (SINE, COSINE)
Procedural control- begin, end, perform, terminate,
rendezvou s
Conditional execution- if-then-else, case
Etc.
The UIL type languages that are discussed are:
- Atlas
- GOAL
- SCOL
- SI'OL
.... Ada
1.4.2.2.2 Options Characterization
Many languages have been analyzed by NASA and contractor studies for
applicability to the user interface and integration and test type functions
listed above. For various reasons all existing languages have proven
unsatisfactory and a new language called SSOL (Space Stations Operation
l_anguage) is being defined. See references [4][5]. Attributes of many
languages are being incorporated into SSOL to draw from past experience, lhe
Following summarizes the problems with existing languages.
AI"LAS - ATLAS has several positive factors. It is a very mature language
and has maintained an "English language" type syntax. Its lack of an
external interface methodology however, causes it to be heavily
"procedure/test" interdependent. That is, changes to external hardware
configurations (H/W addresses or attributes) require program changes.
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GOAL.-- GOAl... is a readable, English--like language with marly other
attr:lbutes oF the UII._. GOAL is des:',gned for integration, test, and
control in a distributed environment. It has an external interface
methodology in which the GOAL application programs are totally isolated
from H/W configuration changes. GOAL however, has become very oriented to
the Shuttle l..aunch Processing System and contains syntax, real time
constructs and other characteristics which would prohibit it from being
used as a Space Station UIL.
SCOL - SCOL is an effort by the IEEE ATLAS committee to standardi.ze a
language For test and operations. It is in the design phase and still to
early to accurately analyze.
STOL - SlOL has the right orientation for a UIL. It can be procedural or
interactive and is easily written and learned. It is hardware
independent. It is an interpretive language which eliminates the need for
any version of the procedures other than the source language. The
limitation of STOL is its scope. It was designed for a small,
centralized, serial processing system,
ADA - It is felt that Ada is not oriented to the problem area to be
addressed by the UIL. It is oriented towards experienced programmers for
systems programming. Some qualities of the Ada Programming Support
Environment (APSE) are intended to be UIL characteristics: a
comprehensive set of development tools, standardization of the language,
hardware independence and reliability.
What is being recommended as a result of these studies is that a new language
be defined For the Space Station UIL. It should be based on a GOAL type
syntax and incorporate positive qualities of all languages studied. It should
be executable in an interactive mode or procedural (compile and execute) type
mode. It should have an external interface methodology which isolates the
procedures from the hardware specifications.
2_
1.4.2.2.3 Projected Capabilities
A Space Station tilL does not exist and it appears that one will be designed.
]his design process will likely culminate in a set of requirements to be
implemented in the SSE. The first implementations will be required to
coincide with initial Space Station hardware and software testing. Fhe
language environment will be expected to support For the life of the Space
Station.
1.4,2.2.4 References
[I] N_SA Trade Study: High Order Languages, Space Station Operations Working
Groups, 7/20/83
[2] Space Station High Order Language Study, IBM Corp., Cape Canaveral, FL,
January 1984.
[3] Report of the ADHOC Committee for Space Station User Interface Language,
July g, 19B4.
[4] Space Station Definition and Preliminary Design - Request for Proposa],
g/15/B4
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1.4.3 DELETED
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1.4.4 Advanced Tools
1.4.4.1 Automated Code Generation
1.4.4.1.1 Description.
Automated Code Generation or automatic programming (AP) is the automation of
some part of the programming process. To an assembly language programmer, a
Fortran compiler is an automated code generator. The forces which led to the
development of high level languages we have today are now leading us to the
next level in automatic programming.
These new systems are based on artificial intelligence research. They not
only generate code but perform many other functions to aid the programmer.
The options which will be addressed here are:
m
q
The Programmers Apprentice
PSI
SAFE
1.4.4.1.2 Automated Code Generation Options Characterization
PROGRAMMERS APPRENTICE
The Programmers Apprentice is an interactive tool for helping programmers
program. The intent is that the programmer will do the difficult parts of
design and implementation, while the apprentice acts as a helper and critic,
keeping track of details and assisting the programmer in the documentation,
verification, debugging and modification of his program. To help, the
Apprentice must be able to understand what is going on. This has been
accomplished by the design of a representation called a plan, For programs and
For knowledge about programming that serves as the basis For the
understanding. Developing plans and reasoning about them are the central
activity of the Programmers Apprentice. Below are some basic areas in which
the Apprentice can assist a programmer: References [I], [2]
,,,,,.,.,,., _, C_ ?:::_GEE.L,ANKI:_ST FJLME'D
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I , DocumerH'_at:[orl. One of the primary serv:[ces the Apprentice provides is
automatic, permanent, and in--.-.depth documentation of the program. It
remembers not onlyexplicit commentary supplied by the programmer with the
code, but also a substantial body of derived information describing the
logical structure underlying the program, such as the dependency
relationships between parts of the program.
Verification. The development of a program is accompanied by the
construction of a sequence of plans at various levels of abstraction. At
each step, the Apprentice attempts to verify that the current plan is both
consistent and sufficient to accomplish the desired goal. As more
information is specified, the Apprentice's reasoning about these plans
approaches a complete verification of the program.
. Debugging. Any discrepancy between the Apprentice's understanding of the
programmer's intent and the actual operation of the program is reported to
the programmer as a potential buy.
Managing modification. Perhaps the most useful aspect of the Apprentice
is that it can help a programmer modify his program without introducing
new bugs. Based on its knowledge of the logical relationships between
parts of a program; the Apprentice is able to determine what parts of a
program can be affected by a proposed change and how they can be
affected. It can use this information to warn the programmer of impending
diFFiculties.
PSI
The goal of PSI was the integration of the more specialized methods of
automatic programming into a total system. This system incorporates knowledge
engineering, model acquisition, program synthesis, efficiency analysis, and
specification by examples, trace or interactive natural language dialog.
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]he psil system deals with programs in the general class of symbolic
c()mr.)utation, il_c].uding list processing, searching and sorting, data storage
and retrieval, and concept formation programs. It is a knowledge-based system
organized as a set of closely interacting "experts." PSI is comprised of the
following "experts":
3he PARSER/INIERPREIER expert handles the acquisition phase. It parses
sentences and interprets these parses into less linguistic and more program
oriented terms. This expert handles a very large English grammar and has
knowledge of data structures (sets, records, etc.) control structures (loops,
conditional, etc.) and more complicated algorithm ideas.
The D.[AI_OGUE MODERATOR expert models the user, the dialogue, and the state uF
the system and selects appropriate questions and statements to present to the
user. It determines whether the user or the system has the initiative and on
what level and what subject, and attempts to keep PSI and the user in
agreement on the current topic. The DIALOGUE MODERATOR expert decides which
of the many questions being asked by the other experts should be passed on to
the user.
The EXPLAINER expert phrases questions in terms that the user finds
meaningful, in terms related to the problem domain and the previous sentences
in the dialogue.
The EXAMPLE/TRACE expert allows specification by traces and examples, because
these are useful for inferring data structures and simple spatial
transformation. This expert handles simple loop and data structure inference.
The TASK DOMAIN expert uses knowledge of the application area to help the
PARSER/INTERPRETER and EXAMPLE/TRACE experts fill in missing information in
the program.
The PROGRAM-MODEL BUILDER expert applies knowledge of what constitutes a
correct program to the conversion of the program into a model which will be
used to actually create the code by the CODE expert. It also analyzes the
model For consistency.
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'lhe C()OIN(i; and EFFI(]IE:NCY experts are responsib].e for the synthesis phase.
lhe (]()II)ING expert's knowledge base contains rules that transform parts of a
program descriptiorl to forms closer to the target language. It is the goal of
the EFFI.CIF_NCY expert to guide the choice of the different rules, so that an
efficient target-language implementation eventually results. References [I],
[3]
SQFE
The SAFE system accepts a program specification consisting of preparsed
English, with limited syntax and vocabulary, including terms from the problem
domain. These may be ambiguous, and may fail to provide ali the information
required in a formal specification. SAFE resolves these ambiguities using a
large number of built in constraints, any specified constraints from the
problem domain, and interaction with the user. SAFE then creates a high level
complete program specification.
The SAFE system views the task of automatic programming as the production of a
program from a description of the desired behavior of that system. There are
four major differences between a conventionally specified program and a
program described in terms of its desired behavior. References [1], [4]
i. Informality: The behavioral description is informal. It has ambiguities
and partial constructs.
Vocabulary: The primitive terms in the behavioral description are those
of the problem domain. General purpose programming languages, on the
other hand, provide a primitive vocabulary that is independent of
particular problem areas.
, Executability: It is possible, and sometimes desirable, to describe
behavior in terms of relationships between the desired and achieved states
of a process, rather than by rules that specify how to obtain a desired
state.
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4, EFficiency: CorlvenLionally specified programs contain many details of
operation beyond the desired input/output behavior. Among these are dat, a
representation, internal communications protocols, etc.
1.4.4.1.3 Projected Capabilities
These tools are still in the academic world. Much refinement and
experimentation are required before they will be adopted by industry. By
1987, no major changes are anticipated. By 1995-2000, they may be making an
impact. For the Programmer's Apprentice, simple program synthesis and
efficiency issue are to be addressed in the future as well as strengthening
existing capabilities.
For the PSI system, a new language "V" has been developed and is being used to
describe an environment called CHI which is to provide not only a
knowledge-based synthesis system, but also a supportive, high level
programming environment.
For the SAFE system, a reformulation of the SAFE system is underway to correct
certain limitations. Also, the system is being scaled up to handle boLh
larger specifications and to handle formalization of incremental informal
specifications.
1.4.4.1.4 References
[I] Avron Barr and Edward Feigenbaum, The Handbook of Artificial
Intelligenc _, Heuristech Press, Stanford, CA., IgB2
[2] Rich, C., and Shrobe, H.E., "Initial Report on a LISP Programmer's
Apprentice," IEEE Transactions on Software Engineering, SE-4(6):456-467
[3] Green, C., 1979, "Results in Knowledge Based Program Synthesis," IJCAI 6,
342-344
[4] Balzer, R. M., Goldman, N., and Wile, D. 1977, "Informality in Program
Specification" 1977 IJCAI 5, 389.-397 4
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1.4.4.2 Automated Code Evaluat:i.on/Verification
1.4.4.2.1 Description
Code evaluation and verification can be divided into 3 main levels: unit
testing, integration testing, and system testing. Each level has in gener'al
the following phases: planning, test case setup, test execution, test analysis
and test result reporting. Also each level has a set of tools to aid the
process, lhese are tools such as logic flow graph generators, data flow graph
generators, complexity measuring tools, stub/driver generator, test data
generator, source level debugger test design language, performance monitor
tools, data logging and reduction tools, and symbolic execution tools.
Reference [I]
Many of the above tools are being automated in advanced programming
environments. One significant tool is the symbolic debugger. This tool
symbolically executes the program under test. Here the tool simulates the
program execution with symbolic values placed in the program's variables.
such tools described here are:
Two
- EFFIGY
- SELECT
1.4.4.2.2 Options Characterization
EFFIGY
EFFIGY is an interactive symbolic execution system for testing and debugging
programs written in a simple PL/I style programming language. The language is
restricted to integer valued variables and vectors (one dimensional arrays).
It has many interactive debugging features including execution trace,
break-points, and state saving and restoring. Reference [2]
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SELElC1
SELECT is an experimental system for assisting in the formal systematic
debugging of programs, iEt is intended to be a compromise between an automated
program proving system and the current ad hoc debugging practice. SELECT
systen_atically handles the paths of programs written in a LISP subset that
includes arrays. For each execution path SELECT returns simplified conditions
on input variables that cause the path to be execute_, and simplified symbolic
w_lues for program variables at the path output. The users can insert
constraint conditions, at any point in the program including the output, in
the Form of symbolically executable assertions. Reference [3]
1.4.4.2.3 Projected Capabilities
These and other automated test tools will become more common and effective in
the near future. As Ada matures, automated test tools environments will
become very robust. Transportability among Ada environments will greatly aid
the development of tools.
The EFFIGY system is currently experimenting with "test path-managers" which
would embody some heuristics for automating this process, exhaustively
exploring all the "interesting" paths. The EFFIGY system is also working on
practical methods for dealing with more advanced programming language features.
1.4.4.2.4 References
[I] David Hamilton, IBM FSD Houston, "SDE TEST and Analysis Function", 3anuary
1985
[2] James C. King, "A New Approach to Program Testing," IBM Thomas J. Watson
Research Center
[3] Robert S. Boyer, Bernard Elspas, Karl N. Levitt, "SELECT-A Formal System
For Testing and Debugging Progra|.Is by Symbolic Execution", Computer
Science Group, Stanford Research Institute, Menlo Park, CA 94025
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1.4.4,3 Expert System Builders
1.4.4.3.1 Description
Expert system builders are the first substantive artificial intelligence (AI)
products to reach the marketplace. There are about a dozen products which
allow non.--AI programmers to build expert systems. Normally included in these
packages are an inference engine and tools for building a knowledge base.
Building a knowledge base implies specifying a sequence of IF-THEN rules,
giving examples of decisions or providing lists of items and their
characteristics. The two main types of knowledge specification techniques are
rule-based and frame-based. Rule-based reasoning represents knowledge in the
form of IF-THEN rules while frame-based representation classifies objects and
their attributes in a semantic network.
The following expert system builders will be discussed here as examples of the
products available:
- KEE
- ART
- PRISM
1.4.4.3.2 Options Characterization
•- KEE
KEE (Knowledge Engineering Environment) from Intellicorp is a general
purpose builder which uses both frame.-based and rule-based reasoning to
build its knowledge base. KEE uses object oriented programming. An
object is an entity representing a collection of information. Objects are
organized into classes and each object is associated with characteristics
called attributes. In KEE objects called "units" have attributes called
"slots". Object-oriented programming allows frame based representation.
Many people, however, find it harder to work with frames than rules.
Rules are simple and direct, and they best represent the procedural
knowledge of a domain.
2_
KEElruns on XEROXseries IIOO machines, the Symbolics 36OO,LISP Mach:Enes
Inc's own L.ISPunits, and the Texas Instruments' Explorer. l'he price is
$60,000 for the deve].opment kit of which half goes for training and
support. Reference [1]
-. ARI
ARF (Automated Reasoning Tool) from Inference Corp is the most
sophisticated and expensive tool available. ART combines both rule-based
and frame-based reasoning. ART has a built-in mechanism to process and
represent a large number of possible alternatives simultaneously. ART
uses a blackboard mechanism to process "view points". These are views
that rules have of the knowledge. Viewpoints a11ow ART to chart
alternative courses of action called "hypothetical worlds." This means
ART can consider "what-if" rules as well as if-then rules.
ART is available in the Symbolics 3600, LMI Lisp Machines, and VAX/VMS
I_isp. Price is $1OO,OOO. Reference [I]
-. PRISM
PRISM (PRototype Inference SysteM) is an IBM general purpose rule-based
expert system builder. It has two operating modes. Client Mode (for
users) and Builder Mode (for system development). Rules are written in a
very natural language. The system allows builders and users to deal with
uncertainty and to ask for how, why and what type explanations.
PRISM is designed for the IBM VM/370 architecture. No price is available
as the program is not currently a formal product. Reference [2]
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1.4.4.3.3 Projected Capabilities,
"T.ndustrial strength" expert system building tools began to appear on the
market in 1984. As a result, the production of large,_ complex expert systems
is becoming economically viable for a growing number of industrial
applicatiorls. Further refinement and extension of these tools in the next
year or two will probably lead to the burgeoning of expert system applications
across the industrial spectrum. Two-and three-fold improvements in
capability can probably be expected for expert system builders over the next
few years, opening up the production of expert systems to the vast numbers of
companies with limited programming resources and capabilities.
1.4.4.3.4 References
[I] Richard Geering, "Do-it-yourself Development Tools Speed AI Applications,"
Computer Design, December 1984, 29-39
[2] Larry Pennington, IBM FSD Houston, "PRISM building tool description",
February 1985.
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1.6 ARITFICTAL TNI"E/.LTGENCE
ARTIFICIAL INIELLIGENCE
This report describes within the context of the SSDS the implementation
technology and the applications options of the computer science of artificial
intelligence. SSDS applications are specified throughout section 1.6.2, and a
high-level summary is provided in section 1.6.3.
Artificial Intelligence (AI) is a branch o? computer science that seeks to
understand and to model intelligent behavior with the aid of computers.
Intelligent behavior involves thinking about objects in the environment, how
objects relate to each other, and the properties and uses of such objects. AI
encompasses several fields including image and speech recognition, natural
language software, expert systems and problem solving. This report presents
options for all the AI fields, but the majority o? the options describe
applications in the latter two fields, expert systems and problem solving.
Robotics technology, being composed o? several disciplines many of which are
outside the scope of the SSDS, is not discussed within this report; however,
the results of other on-_joing studies, such as the Advanced Technology
Advisory Committee (ATAC) Reports, will be assessed as to their impact on the
SSDS.
1.6.1 Implementation Technology
This section describes the current and projected technologies For the
development of AI systems. Options are grouped in the following categories:
- Hardware
- Kernel Languages
•- Support Environments
1.6.1.i Hardware
P'2;-C_#;_'_ PAGE BLANK f_jOT rql._-D
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This category includes processors for the development and execution of AI
systems. The options inchJde:
- LISP Machines
- FiFth Generation Architectures
- General Purpose Machines
- Space-_ualified Processors
1.6.1.1.2 Option Characterization
1.6.1.1.2.1 LISP Machines
LISP machines are those which are microcoded in dialects of the LISP
language. These machines are primarily single-user workstations, though
capabilities ?or file sharing networking have emerged. They have
architectural features For the manipulation oF symbolic data, such as data
tagging; large virtual memory; and LISP function calls. Their speed for the
execution of LISP software can be up to 20 times the speed of general purpose
machines. In general these machines offer an ideal environment in which to
develop artificial intelligence applications. It must be pointed out,
however, that the eventual target processor may be a conventional processor.
It should also be noted that all oF the LISP machines developed to date are oF
yon Neumann architecture.
Three major companies have emerged as producers of LISP machines. They are
Symbolics Inc., Xerox Corp., and LISP Machine Inc. (LMI). A Fourth company,
Texas Instruments (TI), is expected to begin production on a LISP machine in
April 1985. Both Symbolics and LMI are small companies which evolved From
efforts at MI]. Xerox's entry into the field was the result of development oF
wordprocessing machines. TI, the most recent company to show interest in I..ISP
r'_.;_...,,,.,.,.-__.;_PAGE BL_"]R riOT FILI_Eb
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machines, had previously acquired a percentage of LMI and built upon the LMI
technology. 1-he similarities of these machines are more striking than their
differences. Each offers high-resolution, bit-mapped displays, with windows,
and advanced editing and debugging capabilities. Table 1.6-1 summarizes the
characteristics of these machines.
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System
Architecture:
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TABLE 1.6-1
LISP MACHINE CHARACTERISTICS
1108-105
XEROX
Specialized processor and microcode to execute LISP.
Optional Floating-point processor.
Main Memory: 1.5 Mbytes expandable to 3.5 Mbytes.
Virtual Memory: B Mbytes.
Local Storage: 42 Mbytes rigid disk, 1.2 Mbytes Floppy disk. Optional 80
and 315 Mbytes rigid disk.
Software: InterLISP-D with Smalltalk.
Communications: I0 MHz Ethernet. Optional RS-232C serial port. Optional
parallel I/O port.
Display: 17" CRT, 1024 X BOB pixels
Cost: $30,000 (approx.)
Nomenclature: 1108-115
ManuFacturer: XEROX
System
Architecture: Specialized processor and microcode to execute LISP.
Optional floating-point processor.
Main Memory: 2.0 Mbytes expandable to e Mbytes.
Virtual Memory: 8 Mbytes.
Local Storage: 42 Mbytes rigid disk, 1.2 Mbytes Floppy disk. Optional BO
and 315 Mbytes rigid disk.
Software: InterLISP-D with Smalltalk.
Communications: 10 MHz Ethernet. Optional RS-232C serial port. Optional
parallel I/O port.
Display:
Cost:
17" CRT, 1024 X 808 pixels.
$40,000 (approx.)
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System
Architecture:
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Local Storage:
Software :
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TABLE 1.6-1 (CONT'D)
LISP MACHINE CHARACI'ERISTICS
Specialized ECL processor and microcode to execute LISP.
2.0 Mbytes expandable in increments of 2 Mbytes to 8 Mbytes.
8 Mbytes.
BO Mbytes rigid disk. Optional 315 Mbytes rigid disk.
InterLISP-D with Smalltalk.
lO MHz Ethernet. Optional RS-232C serial port. Optional
parallel I/O port.
17" CRT, 1024 X 808 pixels. Optional color display.
$130,000 (approx.)
Nomenclature:
Manufacturer:
System
Architecture:
Main Memory:
Virtual Memory:
Local Storage:
Software:
Communications:
Display:
Cost:
$3640
SYMBOLICS
Specialized processor and microcode to execute LISP.
on MIT CADR machine. Special 36-bit bus. Optional
floating-point hardware.
Based
2.0 Mbytes expandable to B Mbytes.
15 to 60 Mbytes.
140 Mbytes rigid disk. Streamer tape cassette TC4S 1/4".
ZetaLISP, ZMACS editor, flavors, networking, and electronic
mail.
10 MHz Ethernet. Optional RS-232C serial port.
17" CRT, 1100 X BOO pixels. Optional color display.
$60,000 (approx.)
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TABLE 1.6-1 (CONT"D)
LISP MACHINE CHARACTERISTICS
Nomenclature:
Manufacturer:
System
Architecture:
Main Memory:
Virtual Memory:
Local Storage:
Software:
Communications:
Display:
Cost:
$3_70
SYMBOLICS
Specialized processor and microcode to execute LISP.
on MIT CADR machine. Special 36-bit bus. Optional
floating-point hardware.
Based
2.0 Mbytes expandable to 30 Mbytes.
15 to 60 Mbytes.
167.5, 300, or 474 Mbytes rigid disk. Optional 474 Mytes
rigid disks add-on. Streamer tape cassette TC4S 1/4" or
TDBO I/2".
ZetaLISP, ZMACS editor, flavors, networking, and electronic
mail.
10 MHz Ethernet. Optional RS-232C serial port.
17" CRT, 11OO X 800 pixels. Optional color display.
$90,OOO (approx.)
Nomenclature:
Manufacturer:
System
Architecture:
Main Memory:
Virtual Memory:
Local Storage:
Software:
Communications:
Display:
Cost:
75OID
LAMBDA
LISP MACHINES INCORPORATED (LMI)
Specialized processor and microcode to execute LISP. Based
on MIT CADR machine. Special 32-bit bus. Optional UNIX
68010 Co-processor. 37.5 Mbyte Multibus, and Nu bus.
4.0 Mbytes.
67 Mbytes.
169 or 470 Mbytes rigid disk. Additional drives available.
Optional 1/2" or i/4" Streamer tape and reel to r_l.
ZetaLISP, ZMACS editor, flavors, networking, and electronic
mai 1.
lO MHz Ethernet. Optional RS-232C serial port. Multi-bus
cards.
17" CRT, 1024 X BOO pixels. Optional color display.
$90,000 (approx.)
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System
Architecture:
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Local Storage:
Software:
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Display:
Cost:
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"TABLE 1.6-1 (CON F'D)
LISP MACHINE CHARACTERISTICS
EXPI..ORER
TEXAS INSTRUMENTS
Specialized processor and microcode to execute LISP. Based
on MIT CADR machine. Special 32-bit local bus, and Nu bus.
2.0 Mbytes expandable to 16 Mbytes.
12B Mbytes.
112 Mbytes rigid disk. Additional drives available.
Optional 1/4" Streamer tape.
Common LISP, ZMACS editor, flavors, networking, and
electronic mail.
I0 MHz Ethernet. RS-232C serial port. Parallel printer port.
17" CRT, 1024 X BOB pixels. Optional color display.
$60,000 (approx.)
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1.6.1.1.2.2 Fifth Generation Architectures
Progress in AI research and subsequent applications has been proportional to
the increase in computing power and speed. Faster machines and cheaper memory
have heralded advancements in AI. The next, or fifth, generation
architectures feature massively parallel arrangements of VLSI circuits to
vastly increase speed and memory power. Such architectures would provide AI
systems with capabilities for concurrent pattern matching and evaluation of
rule sets. Major projects for the development of the fifth generation
computer include goals for the advancement of AI.
a. Japanese Fifth Generation Computer Systems
The Japanese Institute for New Generation Computer Technology (ICOT) was
formed in April 19B2 and united researchers from eight participating firms to
work on a project called the Fifth Generation Computer Systems. The Ministry
of International Trade and Industry (MITI) has funded the project at $500
million over ten years. Matching industrial funds are expected to bring total
funding to $850 million.
The Japanese technology is to be geared toward the processing of symbolic data
with the production of hardware and software For knowledge information
processing system (KIPS). The hardware is to be microcoded in an extension of
the AI language PROLOG. Applications are to be in the fields of expert
systems, natural language systems, and robotics. Goals have been set for
innovations in three main parts of expert systems: very large knowledge bases,
problem solving and inference, and man-machine interfaces.
The prototype knowledge base subsystem is to handle thousands of rules and
thousands of objects, a capacity comparable to that of current large expert
systems. The goal is to develop the capacity for knowledge bases to handle
tens of thousands of rules and one hundred million objects.
The prototype PROLOG workstation is to have a capability of performing one
million logical inferences per second (LIPS). The goal for the inference
supercomputer is to process one hundred million to one billion LIPS.
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The goals for increasing the capacity of man-machineinterfaces are (_qually
ambitious and include the development of:
a speech understanding system with a vocabulary of 50,000 words From
a Fewhundred speakers with 95%accuracy that is capable of
controlling a speech-activated typewriter;
a question/answering system with a 5000+ vocabulary and I0,000+
inference rules;
an image understanding system with a capacity of reading 100,000+
images;
a machine translation system between English and Japanese with a
vocabulary of 100,000 words and a 90% accuracy.
b. DARPA
In 1983, the Pentagon's Defense Advanced Research Projects Agency (DARPA)
announced the "Strategic Computing" plan with a projected funding of $600
million by 1988. The results are to be a variety o? new techniques For
advancing supercomputing and artificial intelligence technologies For defense
applications.
The plan calls for the development of special architectures to exploit
concurrent processing of expert systems and For Faster, denser VLSI
microelectronics. Initial software funding will be applied to the research
and development of generic capabilities in the areas of speech understanding,
natural language processing, image processing, and rapid information search
and retrieval from very large databases. Subsequent expert systems will be
developed For applications that include:
autonomous vehicles (military satellites, unmanned aircraft,
submersibles, and land vehicles)
- pilot's expert associate, a "mechanized co-pilot"
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large scale battle management
- war gaming
c. Microelectronics and Computer Technoloqy Corp.
The Microelectronics and Computer Technology Corp. (MCC), was founded by
William C. Norris, head of Control Data Corporation. This research consortium
of lg U.S. high--technology companies began operations in Austin, Texas in
1983. The MCC's budget for 1984 was $30 million. Its budget will be $50
million for 1985 and approximately $65 million per year for 1986 and beyond.
It is headed by retired Adm. Bobby Ray Inman and will employ about 350
researchers.
The research is divided into four programs:
- IC packaging for highly complex circuits, a six year program;
- software technology, a seven year program;
- VLSI/computer-aided design, an eight year program;
- advanced computer architectures, a ten year program.
The final program, advanced computer architectures, is the most ambitious.
consists of projects in AI knowledge based systems, data base system
management, parallel processing, and human factors technology.
It
d. University Research and Development
Much of the credit for the current state of the art in artificial intelligence
must be given to University researchers. The primary centers of research
include: Massachusetts Institute of Technology (MIT), Carnegie-Mellon
University (CMU), and Stanford University. These Universities, and several
others to a lesser degree, have established strong programs for performing
research. The MIT lab, headed by Patrick H. Winston, has been responsible for
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the evolution of many of the current commercial LISP processors and for much
of the supporting software. CMU and Stanford have led the field in the
development of expert systems and related topics. The OPS-5 inference engine
was developed under the direction of Charles Forgy at CMU. The Heuristic
Programming Project, headed by Edward Feigenbaum at Stanford, represents
several outstanding projects by the most respected researchers in the field.
e. Governmental Agencies
Several agencies within the U.S. have been involved with AI research for the
last decade. These include: Argonne national Laboratories, Jet Propulsion
Laboratories, Ames Research Center, naval Research Laboratory, and Rome Air
Development Center.
The work centered at Argonne Labs is concerned primarily with theorem proving
and inference engines. Larry Wos has been leading an effort For the past
several years there and is recognized as an outstanding researcher in this
field.
The effort at JPL, headed by Leonard Friedman, has its origins in unmanned
spacecraft. JPL has been responsible for the development of robotic systems
and diagnostic expert systems used on deep space probes.
f. Private Industr3
The most recognized companies for research and development in the private
sector include: Rand Corporation, Xerox, Teknowledge Inc., Symbolics, and lI.
Rand has produced several expert systems and is probably best known for its
production system, ROSIE. Xerox Palo Alto Research Center is recognized as
one of the foremost research centers in AI. This center is the origin of
Smalltalk, LOOPS, and LISP processors. Teknowledge is a newly organized AI
consultant company that has gained much respect in the last two years.
Symbolics is a spin-off company of research performed at MIT and has developed
the most widely used commercial LISP processor. TI, the most recent entry
into the AI venture, is developing LISP processors on a chip.
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Probably the best known of the general purpose machines used for development
of artificial intelligence applications are Digital Equipment Corporation's
(DEC) PDP 10 and PDP 20 series computers. To some extent the DEC VAX 11/780
computers have been used for this purpose but generally the multi-user
environment is not suitable for the development of large scale efforts. The
requirement of large memories and storage for AI applications is a
discriminator against using general purpose computers. Even so, many of the
major manufacturers of general purpose computers offer LISP as a high level
language. LISP is even available on some mini- and micro-computers but using
one to develop a serious AI application would be very challenging.
1.6.1.1.2.4 Space-_ualified Processors
Research is currently being undertaken by NASA's Ames Research Center, under
the direction of Henry Lum, to develop a ?light-qualified LISP processor. This
is presently a joint venture between Ames and Symbolics. They are beginning
with a S3640 processor, but Dr. Lum believes the end result will be a very
different, much smaller machine. Major issues will be shock determination and
real-time reaction.
Another alternative for space-qualified processors is to use general purpose
processors that have already met the specifications for being space-qualified
or will be qualified in the proper time frame. These general purpose
computers would be targeted for the implementation rather than the development
of the AI application.
1.6.1.1.3 Projected Capabilities
OARPA has been instrumental in the continuing development of RI technology
both in the area of software and hardware. In August lgB4, the U. S. Navy
Electronics Systems Command awarded Texas Instruments a $6-million, 27 month
contract, to develop a compact LISP machine, based on high-performance
semiconductor technology. The work is being performed for DARPA as a key
element in its Strategic Computing Program for embedding advanced symbolic
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computing capabilities in military systems. The processor will be capable of
executing a superset of Common LISP with major language extensions that
support object-oriented programming and message passing. Under the contract,
TI will develop a custom LISP processor chip in sub 2-micron CMOS technology
using VLSI semiconductor design. The computer will incorporate high-speed
static RAM (1.25-micron) and the VLSI chip will operate at speeds up to 40
MHz. The new chip is designed to provide 2 to lO times the processing power
of today's symbolic processors. Production is expected to begin in lgBT.
The market for LISP machines is expected to grow dramatically in this decade.
Sales have increased tenfold since lgB1 to around 2000 machines or $i00
million in lg84. By Iggo, sales in the range of $1 billion to $2.5 billion
are predicted.
The development supported by DARPA and other governmental agencies,
development by the MCC, development by the Japanese, development by
Universities, and development in the private sector are expected to provide
necessary hardware to support the needs of the SSDS in both ground-based and
onboard systems that may require symbolic processors.
1.6.1.1.4 References
Alexander, Tom, "The Next Revolution in Computer Programming,"
October 2g, lgB4, p. B2.
Fortune,
DARPA Strategic Computin 9 Plan for Revolutionary Advances in Machine
Intelliqence Technoloq_, November 7, lgB3.
Fahlman, Scott, "Computing Facilities for AI: A Survey of Present and
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1.6.1.2 Kernel Languages
1.6.1.2.10escriptig_
This category includes the computer languages available for AI applications.
The options are:
- LISP
- PROLOG
- Other
1.6.1.2.20_ption Characterization
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1.6.1.2.2.1 LISP
Even though many dialects of LISP such as, MACLISP, FRANZ LISP, ZetaLISP,
InterLISP, and most recently Common I..ISP,have evolved, LISP still remains the
choice of most AI researchers and knowledge engineers.
I_ISP is a computer programming language that originated as a tool to
facilitate AI research. LISP is designed to facilitate the representation of
arbitrary objects and relationships among them. It also facilitates the
modeling of procedural knowledge.
1.6.1.2.2.2 PROLOG
PROLOG is a high level language that was developed in France and is a popular
language in Europe. A version of PROLOG has been chosen as the language for
the Japanese Fifth Generation Computer Systems Project. In many respects
PROLOG is quite different from LISP and compares more favorably with inference
engines such as OPS-5. PROLOG uses pattern matching and backward inferencing
in order to achieve desired goals. The syntax is terse and mathematical in
nature. It is a highly extensible language. Few applications have emerged in
the United States, and PROLOG has not yet achieved great popularity among AI
researchers although it is now available on several main-frame, mini- and
micro- computers.
1.6.1.2.2.3 Other
Several languages other than PROLOG and LISP have evolved over the last
decade. These include such languages as SAIL, PLANNER/CONNIVER, and
POPLER/POP2; but for the most part these have not been widely used. Some
languages such as SUBTLE and FRL have been developed but are actually embedded
in LISP.
Some have expressed interest in using AdaW as a language for the development
of AI applications, but this concept has not been well received by researchers
or knowledge engineers. A study released by SRI (May lg80) suggests that Ada
is probably not suitable as an AI developmental language. This does not
preclude the use of LISP environments for proof-of-concept prototyping of
applications and the use of Ada for their subsequent implementation.
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Ada is a registered trademark of the U.S. Department of Defense Ada Joint
Programming Office,
1,6.1,2.3 Prg]ected Capabilities
The evolution of LISP should continue and some uniformity should emerge
through the use of Common LISP. The use of object-oriented language should
continue to flourish, as well as, the development of special supporting
editing and graphics tools.
There still exist three camps of software development which show no promise of
merging. The first group, the east coast group, evolved from MIT and
encompasses the SYMBOLICS, LMI, and TI processors. This group endorses Common
LISP and flavors. The second group, the west coast group, has origins at
Stanford, XEROX and Rand Corporation, and has embraced InterLISP and
Smalltalk. The third camp is centered in Europe and Japan and has selected
PROLOG as their language of choice.
1.6.1.2.4 References
Dietz, David C., "Hybrid Programming Language Eases Applications of Artificial
Intelligence," Defense Electronics, October, 19B3, pp. 169-177.
Martin, William A. and Peter Szolovits, "Semantic Networks in LISP:
Fundamental Concepts and a Specific Implementation," MIT Computer Science
Laboratory, July, ig80.
Schwartz, Richard L. and Peter M. Melliar-Smith, The Suitability of Ada for
Artificial Intelligence Applications, SRI International, May, Ig80.
1,6.1.3 Support Environments
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1.6.1.3.1 Description
This category provides a sampling of the support tools available for the
development of AI systems, The options are:
- LISP Machine Support Environments
- Inference Engines
1.6.1,3.2 Option Characterization
1.6,1.3.2.1 LISP Machine Support Environments
The most evident feature of all of the LISP processors is the robustness of
the software tools in the environment. This environment includes windows,
mouse-sensitivity, message-passing, high-resolution graphics (including color)
tools, editors, and debuggers. These tools provide the ideal environment for
rapid prototyping of systems and interactive software development.
a. Windowinq
One of the more unique and convenient features common to each LISP processor
is its ability to have multiple windows on the same screen. This allows the
user to monitor multiple processes or to view more than one file at the same
time. The format of these windows is variable, and they may be configured
either before or after creation.
b. Menu Selection
Another feature of the LISP processor is its menu selection ability. This
feature utilizes the windowing feature of the LISP processor to create
temporary windows containing items which may be selected using either the
mouse or keyboard entry. This gives the ability to create smooth, convenient
user interfaces to the system.
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Flavors within the ZetaLISP environment and Smalltalk in the InterLISP
environment are facilities which support object-oriented programming. Flavors
and Smalltalk are abstract types. The objects are instances that are
manipulated by sending messages, which are requests for specific operations.
These systems provide a unique and powerful mechanism for declaring
relationships.
Using flavors or Smalltalk, programs of great complexity can be built that
still maintain the advantages of modularity and maintainability.
d. Text Editors
Most of the LISP processors offer a robust text editor. It is a real-time
display editor. The text being edited is always visible, and commands are
executed immediately. The editor allows users to switch between several files
being edited. Special features For editing programs and For communicating
with the LISP environment are provided.
The editors exploit the mouse and the graphics capabilities of the console
display. The mouse can be used to issue certain commands and to point at a
particular character or to graphically mark a region.
e. Processes
The LISP processor supports multi-task processing and has systems software
designed For scheduling these processes. The task scheduler provides a number
of services, including:
- Real-time processes, wired in main memory
- Fast response for interactive activities
Background activities
Priority setting under user control
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A process can wait for any arbitrary condition to occur. To wait for a
condition, a process passes the scheduler a waiting Function. The scheduler
periodically calls this Function, and as soon as the Function returns a true
value, the process is allowed to proceed. From this, programmers can
construct more complex multiprocessing control structures. Multiple tasks can
be both run and displayed concurrently.
f. or h.k. 
The LISP processors have excellent graphics capabilities, with a screen
resolution of nearly IOO0 x lO00 pixels. This is augmented with a large
variety of graphics primitives useful for constructing custom graphics. There
is also a Font editor For producing fonts (collections of graphic symbols) of
any resolution and size. This Feature aids in producing useful user
interfaces with software packages. These graphics can be treated as arrays
and manipulated as such, which allows interactive rotations and translations
to be easily produced. There is also the capability to handle color graphics.
g. Debuqqing
As an aid for program development, LISP processors offer excellent debuggers.
The debugger can be used in either a line or full screen mode. In the line
mode, errors are detected and displayed, and options are presented for
modifying data or code and allowing the program to continue rather than
aborting. In the full screen mode, the debugger allows the developer to view
not only the section in which the error appeared, but also the LISP primitive
instructions and a listing of the recently executed commands. Using the
mouse, values of any recently used variables or Function definitions may be
viewed or modified.
h. Networkinq
An extensive networking system exists for the LISP processor. This system
enables CHAOSNET, ARPANET and ETHERNET networks to be linked into the
machine. The communications software is integrated into the file system and
other parts of the system such that files on any other system may be treated
as if they resided on the host system. Some of the LISP processors are
virtual File machines.
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1.6.1.3.2.2 Inference Engin.e_
The inference engine is a major part of an expert system and is the software
mechanism by which the rules and data are utilized to reach a conclusion. The
inference engine, which is often written in LISP, looks for "matches" or
"hits" of the situation of a rule to be satisfied by the data from the data
base. If the situation is satisfied (or true), then the inference engine
causes the action to be performed. The primary interest in evaluating an
inference engine is the efficiency of its algorithm in detecting the matches
of the hypothesis.
The inference engine also determines the order in which rules "fire", i.e.,
the strategy for selecting these rules. It is Frequently the case that
several rules may be satisfied at the same time, and the order in which the
rules "Fire" influences the conclusion reached. Rules must be written with
the strategy of the inference engine in mind. Furthermore, rules for one
inference engine may not be suitable for another inference engine due to
differences in strategy.
The rules of most inference engines are not in an "English-like" form but
rather in a pseudo-English structure. Hence, there must be a translation from
the logical form in English to the syntax of the inference engine.
The designer of the expert system has the option of creating his own inference
engine or using one of the many inference engines that have been developed by
both the academic and industrial community.
Some of the commonly employed inference engines are EMYCIN, ROSIE, OPS-5,
YAPS, and AGE. Most of these have been evolved over a period of years by AI
researchers. A few of these have been modified and offered to the public.
Many can be obtained from the originators for a nominal processing fee.
a. EMYCIN. The EMYCIN inference engine is the result of many researchers
working on it for a period of several years. The product that has evolved is
a mixture of different ideas and "fixes". This product is also not well
documented. Some of these difficulties are being resolved by Teknowledge,
Inc., which has developed a commercial expert system kit called S.1.
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b. ROSIE. The inference engine ROSIE, developed by Rand Corp., is one of the
better- documented and user Friendly products. This product was developed in
an InterLISP environment; thus, it must be adapted to the Zetal..ISP environment
of the Symbolics, LMI, and TI processors. Rand is currently working on a
version suitable for the ZetaLISP environment.
c. OPS-5. OPS-5 is the culmination of more than ten years of research on
inference engines at Carnegie-Mellon University. l_ike EMYCIN, it represents
the effort of several researchers, and it also has many "fixes" to improve its
performance. Likewise, the documentation is somewhat lacking. However, OPS-5
does have a "track record" of successes in R1 and other expert systems.
Futhermore, it is available for all the major LISP processors, is relatively
easy to use, and has an efficient search algorithm (Rete). Several vendors
such as XEROX, DEC, Verac, and Smart Systems sell commercial versions of OPS-5
on a variety of processors. One of these versions, OPS-B3, is an extension of
OPS-5 that is said to overcome some of the difficulties of OPS-5.
d. YAPS. Yet Another Production System (YAPS) was developed at the University
of Maryland. YAPS uses the same search algorithm and pattern-matching scheme
as OPS-5, but improvements have been made on some of the inefficiency of the
OPS-5 structure. Futhermore, YAPS is written in Flavors and represents much
less code than OPS-5.
e. AGE. AGE (Attempt to GEneralize), developed at Stanford by H.P. Nii and
N. Aiello, is a tool for helping knowledge engineers design, build, and test
different frameworks for expert systems. AGE permits the user to develop an
expert system by using components (collection of AI support mechanisms) and
frameworks (predefined configuration of components). The production rule
component is composed of a rule-interpreter and a collection of rule
strategies. AGE is less widely used than other expert system builders,
probably b_cause of its lack of useful I/O, data base construction, and
explanation facilities.
1.6.1.3.3 Projected Capabilities
Several production system "kits" have appeared on the market in recent months
to join those that have been developed in the academic community.
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Intellicorp, of Menlo Park, California, has developed a production system kit
known as the Knowledge Engineering Environment (KEE). KEE, patterned somewhat
after LOOPS (developed by XEROX), is a set of software tools designed to
assist system developers in building their own knowledge-based systems. KEE
uses the concepts of object-oriented programming, frame-based knowledge
representation, taxonomic inheritance, rule-based reasoning, data-driven
reasoning, and t.ISP functional programming.
Another production system tool, developed by Inference Corporation of Los
Angeles, is the Automated Reasoning Tool (ART). ART is similar in some
respect to KEE but has its origins more closely aligned to OPS-5. Both of
these systems provide the capability to quickly prototype applications and aid
the knowledge engineer in developing expert systems.
Other lesser known products include: DUCK (Smart Systems), S.1 and T.1
(Teknowledge), Expert-Ease (Jeffry Perrone & Assoc.), CHI (Kestrel Institute),
and TIMM (General Research Corporation).
This trend of developing software tool kits in order to make the application
of AI more readily useable, is expected to continue. Unfortunately these
systems still require some expertise in building expert systems and are not
suitable For the novice. Futhermore, many have not yet been proven to be
useful for building expert systems.
In the longer term, the MCC and Japanese Fifth Generation Computer Systems
projects may produce products facilitating the building of expert systems.
These products may include natural language systems, possibly including voice
recognition, for the automatic generation of rule sets.
1.6.1.3.4 References
Alexander, Tom, "Computers on the Road to Self-Improvement," Fortune, June,
1982, pp. 148.--160.
"Artificial Intelligence Research in the Heuristic Programming Project,"
Stanford University, June, IgB3.
277
ARTIFICIAL IN'I"ELI_IGENCE
Buchanan, Bruce G. and Richard O. Ouda, "Principles of Rule-Based Expert
Systems," HPP-82-14, Stanford University, August, 1982.
Cashman, Mike, "The Debut of Second Generation Artificial
Digital Design, December, 1983, pp. 82-84.
Intelligence,"
C1ancey, William J., "Methodology for Building an Intelligent Tutoring
System," HPP, Stanford University.
For_y, Charles L., OPS5 Users Manual, Carnegie-Mellon University, Pittsburgh,
Pennsylvania, 1981.
"Rete: A Fast Algorithm for the Many Pattern/Many Object Pattern
Match Problem, "Artificial Intelliqence, 19 (1982), pp. 17-37.
Goldberg, Adele, "Introducing the Smalltalk-BO System," Byte, August, 1981,
pp. 14-26.
Ham, Michael, "Playing by the Rules," PC World, 3anuary, 1984, pp. 34-41.
McDermott, John, "R1's Formative Years," AI Magazine, vol. 2, no.2.
Minsky, Marvin, "A Framework for Representing Knowledge," AIM 306, MIT AI
Laboratory, June, 1974.
Rich, Elaine, "The Gradual Expansion of Artificial Intelligence," IEEE
Computer, May, 1984, pp. 5-12.
Robson, David, "Object-Oriented Software System," Byte, August, 1981, pp.
74-147.
Scott, A. Carlisle, Randall Davis, William Clancey, and Edward H. Shortliffe,
"Explanation Capabilities of Production-Based Consultation Systems," HPP.-Memo
77-1, STAN-77-593, 1977.
van Melle, William, "A Domain-Independent Production-Rule System for
Consultation Program's," HPP-79-7, Stanford University, 1979.
278
AR'TTFICIAL INTELLIGENCE
van Melle, W., A. C. Scott, 3. S. Bennett, and M. Peairs, "The Emycin M_nual,"
HPP-81-16, SI'AN-CS-81-885, October, 1981.
Weinreb, Daniel and David Moon, LISP Machine Manual, MIT AI Laboratory, July,
1981.
Winston, Patrick H., "Learning and Reasoning by Analogy: The Details," AIM
520, MIT AI Laboratory, May, 1980.
Xerox Learning Research Group, "The Smalltalk-BO System," Byte, Rugust, 1981,
pp. 36-48.
1.6.2 Applications
This section provides a survey of existing AI applications and a projection of
growth. The applications are grouped into the following categories:
- Expert Systems and Problem Solving
- Image and Speech Recognition
- Natural Language Software
1.6.2.1 Expert Systems and Problem Solving
1.6.2.1.1 Description
A production system,or rule-based system, is a computer program. These
programs are frequently written in LISP but are not limited to the LISP
language. The characteristic that most typifies the production system is that
the solution is based more on a heuristic approach rather than a deterministic
approach.
A production system that captures the expertise of a human expert is called an
expert system. The production system evolves into the expert system as it is
279
AR'T:TF'.[CIAL IIM'I"ELLIGENCE
"trained" through codifying of the knowledge and cognitive processes of the
expert(s) in a particular Field. The code is often represented in the Form of
rules. These rules, which are often based on empirical data and heuristics,
may be difficult to obtain. Frequently, the expert is unable to ascertain the
methods that enable him to make decisions. The extraction of that information
rests with the expert system designer, who is called a "knowledge engineer".
Typically, the knowledge engineer selects a data base structure, a rule base
structure, and an inference engine that are suitable for the application. He
then builds a prototype system with the rules extracted From the expert(s) For
the application. The prototype system is applied to the application, and the
expert critiques the results in an iterative fashion with the knowledge
engineer modifying or adding to the rule set as applicable. This process
continues with more complicated situations or pathological conditions with
additional rules being added to the rule set until the expert is satisfied
with the results.
Not all problems lend themselves to the expert system approach, but those that
do Frequently exhibit some or all of the following properties:
Resists attempts to solve by conventional software.
Uses heuristic or "rule of thumb" solutions.
Complex, unwieldy logic.
Unmanageable task.
- Unstable, constantly changing, evolutionary problem.
- Experts usually make decisions resulting in solutions.
Several expert systems have evolved in recent years particularly in the areas
of Computer Systems, Education, Engineering, Fault Diagnosis,Geology, and
Medicine.
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The earliest efforts with expert systems began in 1965 at Stanford University
under" the direction of J. Lederberg, A. Feigenbaum, and B. Buchanan. The
first system, called DENDRAL, was designed to imitate the organic chemist in
finding the structure of organic molecules given the results of a mass
spectograph. This program, which required 30-45 manyears to develop, is still
in use today.
Another successful expert system is RI, developed by J. McDermott between
197B-B1 for Digital Equipment Corporation. This system was designed to
configure the VQX computer systems. R1 has subsequently evolved into XCON and
is used on a routine basis by DEC.
The expert system GUIDON, developed by W. Clancy, teaches students by
eliciting and correcting answers to a series of questions.
The best known of the diagnostic systems (non-medical) is DART, a joint effort
oF IBM and Stanford. This diagnostic-assistance tool is used in field
engineering to aid in the diagnosis of computer hardware failures.
Two programs have evolved in the field of geology that deserve mention. The
first is PROSPECTOR, developed by P. Hart and R. Duda, an expert system
geological consultant that evaluates sites for potential mineral deposits. Fhe
second is DIPMETER, developed at Schlumbeger, a system for analyzing oil-well
logs.
Several systems have been developed for medical purposes, mostly diagnostic in
nature. Most prominent are MYCIN, for diagnosing bacterial infection, and
PUFF for identifying lung disorders.
Areas of potential application for the SSDS include:
- Subsystem Control and Monitoring
System Configuration
Computer Programming and Computer Assisted Instruction
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- Fault Detection/Diagnosis/Correction
- Planning, Scheduling. and Logistics
- Modeling
- Distributed Data Base Management
1.6.2.1.2 Option Characterization
1.6.2.1.2.1 Subsystem Monitorinq and Control
Prototypes have already sprung up at NASA-JSC and elsewhere demonstrating the
feasibility of using expert systems For monitoring and control. The NAVEX
(navigation expert system) developed by engineers at NASA-JSC, accepts
simulated navigation telemetry data and monitors the health of onboard shuttle
equipment such as the Inertial Measurement Units (IMU). This Function is
normally performed by NASA navigation experts during a mission where decisions
are made that critically affect the mission. Although there are no plans to
replace the human in this situation, the feasibility of such a replacement has
been demonstrated.
All types of data may be monitored, both ground and onboard. This includes
the state and status of all subsystems. Expert systems may project parameter
trends; recognize patterns; detect, predict and explain anomolous conditions;
recommend courses of action; and implement courses of action. The
capabilities of the subsystem monitoring and control expert systems may be
limited at IOC by the speed of their response times. They may only be
recommended for Functions of criticality 3 (as defined in the SSDS Task 1
Functional Data Sheets) or higher, i.e. For those Functions with recovery
times of 10 or more minutes. They may also be used to supplement other
automated or human monitoring Functions. Some of the SSDS Functions to be
studied for their application are:
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2.5.4 Support OMV Operations
4.1 Operate Avionics Systems
4.2 Operate Non-Avionics Core Systems
4.3.4 EVA Support
4.5.1 Core Systems Status Monitoring
4.5.2 Customer Systems Status Monitoring
5.1.2 Flight Resource Management (Facility Status)
5.2.2 SSCC Resource Management (Facility Status)
5.2.4 Global Facilities Management
5.3.2 Satellite Center Resource Management (Facility Status)
5.4.2 DHC Resource Management (Facility Status)
5.5.2 Development Support Resource Management (Facility Status)
1.6.2.1.2.2 System Confiquration
The feasibility of expert systems for system configuration is demonstrated by
the success that DEC has had with the system XCON. This system, which has in
excess of 4,000 rules, successfully configures various computer systems
manufactured by DEC, even when incorrect or incomplete data is submitted by
buyers.
System configuration expert systems would be valuable in managing the
complexity of the SSDS components. Specific functions For further study are:
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Data Distribution Routing
2.5.5 Customer Payload Checkout/Service
2.6 SS Payload Equipment Checkout and Servicing
4.x.x.x.x Device Management
5.2.4 Global Facilities Management
5.1.2.6 Reconfigure/Disconnect Payloads and Core Systems
5.x.2.4 Configure Data Processing Equipment
6.x.1 Configure System 'x' Simulation
1.6.2.1.2.3 Computer Prc_ramming and Computer Assisted Instruction
Research is being done in this area by the University of Texas on a
programmer's apprentice system which aids the programmer in developing and
debugging his programs.
Schlumberger has developed a system known as PHI-{) which permits an expert to
develop programs for oil-well logging analysis simply by expressing
quantitative relationships.
Other areas in which research has resulted in useful products include
automatic code generation for data base query systems. Several commercial
products are available which include this capability. See section 1.6.2.3.2,
Applications within the SSDS for computer programming systems fall within the
software development functions and for computer assisted instruction within
the training functions. Specific functions are:
6.B
6.9
6.10
Develop Training Exercise Configuration
ConductTraining Exercise
Develop Software
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One of the most successful areas for expert systems has been in the biomedical
sciences. This may be attributed to the wealth of heuristics used in this
area and the willingness of experts to participate in the technology transfer.
Systems such as INTERNIST, CADUCEUS, MYCIN, ONCOCIN, PUFF, RX, and VM have
demonstrated feasibility in this area.
Biomedical expert systems may Fulfill some of the health maintenance functions
within the SSDS such as:
4.3.1.2 Medical Diagnostics Support
4.3.1.3 Treatment Support
1.6.2.1.2.5 Fault Detection/Diaqnosis/Correction
FAITH is a system developed by JPL that provides powerful representational and
diagnostic capability, and has been applied to the Voyager spacecraft Mission
Telemetry Monitoring and Diagnosis process. Component behavior in FAITH is
simulated by rules that are typed as Events and Inferences permitting it to
imitate certain aspects o? human diagnostic performance.
This type of diagnostic system is able to represent different levels of
details of system components, to troubleshoot, and to infer the component
failure even to the most primitive component. It is within the current
capabilities of diagnostic systems to monitor, detect, and in some cases
correct failures of equipment.
Diagnostic expert systems may be employed for the detection and diagnosing of
faults within mary SSDS systems; however, they may not be suitable for
correcting failures of critical systems where very rapid response times are
required, i.e. For those systems requiring redundant or hot backups.
Functions to be examined are:
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Data Distribution Routing and Transmission
2.5.3,2 OTV Checkout and Diagnostics
2,5.4.2 OMV Checkout and Diagnostics
2,5.5 Customer Payload Checkout/Service
2.6 SS Payload Equipment Checkout and Servicing
4.5.4 System Diagnostic Support
4.x.x.x Device Management
5.x.x.x Facilities' Device Management
1.6.2.1.2.6 Planning, Schedulinq, and Loqistics
The areas of planning and scheduling lend themselves to development by expert
systems. Rand has developed at least two scheduling systems. NASA JPL has
developed a ground-based scheduling system, DEVISOR, used for scheduling
onboard activities of unmanned spacecraft. M. Fox has developed a job-shop
scheduling system based upon constraint-directed reasoning. Ford Aerospace
and Communications Corporation has developed the Resource Planning and
Management System (RPMS), a general purpose resource scheduling system.
It should be noted, however, that state-of-the-art planning systems are only
capable of resolving scheduling constraints with respect to the optimization
of a very limited number of resources. Thus, current systems are more suited
for the scheduling of activities than for the optimization of resources.
Since conventional approaches to planning and scheduling problems do not often
provide satisfactory solutions, the merits of expert planning and scheduling
systems will be studied closely. The following functions will be addressed:
3.1 Develop Typical Day Schedules
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Develop Short Term Schedules
4.3,1.5 Exercise Planner
5.x.2 Facilities' Resource Management
5.2.4 Global Facilities Management
7.1.1 Develop Transportation Plan
7.1.3 Develop Maintenance Schedules
7.1.4 Develop Training Schedules
1.6.2.1.2.7 Modelinq
A program called Natural Language for Queuing Simulation (NLPQ) was written at
the Naval Postgraduate School in the early seventies. This program accepted
an English description of events and their interrelationships and produced
GPSS (a conventional simulation language program) code. This code could then
be read by the GPSS program, and simulations could be run.
Model building has been a significant part on many expert systems such as
DENDRRL, which models organic molecules; PHI-O, which models oil-well
drilling; and DEVISOR, which models scheduled events. These represent only a
few of the evolved expert systems in which modeling is an integral part of the
system.
There is much promise for modeling and simulation using expert systems,
particularly rule-based environments where constraints can be established.
Modeling is also an inherent feature of planning/scheduling systems. Other
SSDS functions for modeling are:
1.3.3
2.5.3
Data Distribution Routing and Transmission
Support OTV Operations
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6.10 Develop Software -- Modeling
7.4 Control Inventories
1.6.2.1.2.B Distributed Data Base Manaqement
The main function of Distributed Data Base Management (DDBM) is to provide the
mechanism for storing and retrieving information. Information in this context
is more than mere data; it includes knowledge necessary for expert systems to
infer conclusions. Rlthough the function of storing and retrieving is a
typical function of conventional data management systems, this system, unlike
a conventional one, is charged with "making sense" of requests From a user and
selecting the "best-fit" for the user request. Furthermore, the DDBM must be
able to search out, request, and retrieve information even though it exists in
other networked data base systems. The DDBM must be cognizant of the content
of external systems and verify retrieved information.
The concept of "making sense" of a user requests assumes a knowledge of
English syntactic constructions, abbreviations, pronoun references, ellipses
(i.e. omissions of one or more words that can be inferred through context),
and minor errors (e.g. spelling or grammar).
The "best-fit" information means that the DDBM can infer from the request the
nature of the data that the user needs even though the user may have been
imprecise or incorrect in his request. It also presumes the user can tolerate
a certain measure of incorrect responses.
The DDBM must have knowledge of the universe in which it exists in order" to
extract and deliver the information that is requested, regardless of where the
information is located (perhaps even several locations), or to digest and
store the information it is given.
288
ARTIFICIAL INIEI_I_IGENCE
No examples of an operational expert system DDBM can be cited.
Potential SSDS functions for which an expert system DDBM can be considered are:
5.x.l Data Base Management
5.2.4 Global Facilities Management (Data Base)
1.6.2.1.3 Projected Capabilities
The appearance of such "Expert Systems" companies as Applied Expert Systems
(Cambridge, Ma.), Cognitive Systems (New Haven, Ct.), ComputerWThought
(Plano, Tx.), Inference Corporation (Los Angeles, Ca.), IntelliCorp (Palo
Alto, Ca.), Smart Systems (Alexandria, Va.), Syntelligence (Menlo Park, Ca.),
and Teknowledge (Palo Alto, Ca.) is evidence of the success that Expert
Systems have experienced in the last few years.
Many companies are beginning to establish AI laboratories with the intent of
developing expert systems.
DARPA, the National Security Agency, NASA, and the armed services are all
engaged in promoting the development of expert systems for a myriad of
applications. Research on approaches that would speed the execution of expert
systems, namely parallel processing and the development of a real-time
inference engine, could help to broaden the range of SSDS applications.
Presently, there are no large scale, real-time expert systems. Rome Air
Development Center released an RFP in early 19B4 for research intended to
result in an inference engine capable of handling 10,000 rules and performing
4000 inferences per second.
It seems likely that expert systems could play a significant role in the
automating of SSDS functions that do not critically require large, real-time
systems.
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1.6.2.2 Image and Speech Recognition
1.6.2.2.1Descript.io_nn
Image recognition is probably the most difficult area of AI and represents
less dramatic advances. Systems tend to be crude and limited in their
capability to detect and identify objects.
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Vision is often divided into three categories: I) low-level vision, or early
processing, which includes such items as intensity and orientation of edge
elements; 2) intermediate- processing, or segmentation, which incl.udes
features such as lines, regions, shape, and surface; 3) high-level processing,
which deals with objects that rely on domain-specific knowledge to construct
scene descriptions.
Speech recognition may be considered to be signal processing. More progress
has been accomplished in this area as compared to vision.
1,6.2.2,2 Option Characterization
1.6.2.2.2.1 Image Recoqnition
Most of the applied successes have been associated with robotic vision. At
the Ford Motor Robotic Center in Dearborn, Mi., vision has been used to
identify the holes in engine blocks in order ?or an industrial robot to place
it on a pallet. However, they have had little success with using vision to
identify streaks or runs in paint.
A Fully automatic system For transistor wire bonding, developed by Hitachi,
was one of the first production robotic-vision systems to use image processing
Functions extensively. This system, which assembles 2,000 chips per hour,
uses vision to locate integrated circuits.
CONSIGHT-I, developed at General Motors, is a vision-based system that picks
up parts that have been randomly placed on a moving conveyor belt.
SRI International has developed a leading machine-vision system called the SRI
Vision Module. The system is a package of useful programs with all necessary
hardware for visual sensing and inspection tasks.
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Research is being performed by many groups. In particular, the Air Force has
been sponsoring efforts whereby pilots may converse with their aircraft thus
freeing their hands for other duties. It has been noted, however, that the
human voice tends to change pitch in stressful conditions therefore making
successful pattern recognition algorithms somewhat more difficult to achieve.
A voice recognition control system with a vocabulary of I00 discrete words is
being tested at the NASA JSC Space Station Command Center Mockup.
1,6.2.2.3 Projected Capabilities
When DARPA announced its "Strategic Computing" plan in 1982, it estimated that
it would require another 10 years of concentrated effort before vision would
reach the state where an unmanned vehicle could traverse unknown terrain
successfully.
It is unlikely that image recognition systems could be a viable option for
SSDS applications that would require three-dimensional vision, e.g. rendezvous
or collision avoidance.
Two-dimensional vision shows more promise and may be a viable option for
astrophysics applications. Some research in this area is being conducted at
NASA's Ames Research Center. An SSDS function for two-dimensional vision is:
6.10 Develop Software --- the digitization of visual scenes (from
photographs, drawings, etc.) for Speech recognition for disconnected
voice, i.e. word recognition, shows more promise and may be used in a
fashion similar to that of the pilots. In the long term, industry,
the MCC, and the Japanese Fifth Generation projects' research may
produce products with greatly increased vocabularies; however, speech
recognition for connected voice cannot now be predicted as a viable
option for the SSDS. SSDS functions for disconnected voice
recognition are:
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Core Systems' Command Interface Processing
Facilities' Command Interface Processing
1.6.2.2.4 References
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1.6.2.3 Natural Language Software
1.6.2.3.1 Description
The processing of natural language by machines requires a possession of
contextual knowledge for the message and the process for drawing inferences
from both the message and the contextual knowledge.
Natural language understanding is concerned with the constituents of the
language. These include: morphemes (meaningful substrings within words),
inflections (prefixes and suffixes), lexical items (words), determiners
(articles and demonstratives), quantifiers (adjectives and adverbs), syntactic
entities (noun phrase, verb phrase, adverb, etc), semantic roles, clauses,
negation markers, and sentential components.
The areas where most research has been concemtrated on natural language
processing include: data base retrieval (DB query), data base management (DB
interfaces), text comprehension, text generation, question answering,
interactive dialogues, and machine translation.
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Natural language processing for data base access must be able to handle
grammatically incorrect input, clarify interactions, instruct neophytes,
address experts at their level, and incorporate domain-specific knowledge of
the data base.
The general architecture of a natural language data base query system
includes: i) English input query, 2) natural language analyzer, 3) internal
representation mechanism, 4) code generator (automatic programming), and 5)
executable retrieval routine.
1.6.2.3.2 Option Characterization
Several natural language (NL) programs have emerged in the past few years.
These include: INTELLECT (Artificial Intelligence Corp., Waltham, Ma.), a NL
data base retrieval interface written in PL-I; STRAIGHT TALK (Symantec,
Sunnyvale, Ca.), a portable NL data base interface written in PASCAL; PEARL
(Cognitive Systems, Inc., New Haven, Ct.), a customized NL interface system
written in LISP; NLMENU (Texas Instrument Inc., Dallas, Tx.), a NL interface
to relational data bases; WEIDNER (Weidner Communications Corp., Provo, Ut.),
a semi-automatic natural language translation; LOGOS (Logos Computer Systems
Inc., Waltham, Ma.), an interactive natural language translation.
1.6.2.3.3 Projected Capabilities
Funding for natural language processing research has come basically from the
Office of Naval Research (ONR), National Science Foundation (NSF), and Defense
Advanced Research Projects Agency (DARPA). This research is being undertaken
at such universities as Yale, University of Massachusetts, University of
California, Carnegie-Mellon, University of Illinois, Brown, Stanford, MIT, and
University of Texas.
Several members of the industrial community are also investigating natural
language processing. Some of these are: Bolt Beranek & Newman, TRW, IBM,
Burroughs, Sperry Univac, Systems Development Corp., Hewlett Packard, Martin
Marietta, Texas Instruments, Xerox, Bell Labs, Institute For Scientific
Information, General Motors, and Honeywell.
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It appears that the trend for developing natural language processing systems
will continue, and more sophisticated systems should be forthcoming in the
next few years. Natural language processing is a desirable option For the
SSDS in that it would provide an interface that could be "friendly" to a large
group of users from varying technical backgrounds. Thus, it merits additional
study. However, it must also be noted that no natural language interface has
as yet been developed to such complex and distributed data bases as those of
the SSDS promise to be. SSDS functions to be evaluated include:
4.x.x.x Core Systems' Command Interface Processing
5.x.x System 'x' Data Base Management
5.3.3.1 User Process Control (Satellite Centers)
5.x.x.x Facilities' Command Interface Processing
6.9.5 Conduct Training Exercise
7.2 Customer Usage of System (Accounting)
Natural language processing should also be an important feature of the SSDS
expert systems, particularly those used for planning and scheduling.
1.6.2.3.4 References
Kaplan, S. Jerrold, "Natural Language in the DP World," Datamation, August,
1982, pp. 115-118.
Rauch-Hindin, Wendy, "Natural Language," Systems Software, January, 1984, pp.
187-200.
1.6.3 Summary
AI, particularly the field of knowledge-based or expert systems, addresses the
fundamental problem of the transfer and application of knowledge and
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expertise. It seeks computerized solutions to the problems largely created by
computers: how to capture, analyze, and distribute vast amounts of
information. The human reaction to this knowledge explosion has been the
trend towards specialization. Each person's expertise must now be funneled
into an ever-narrowing domain. Thus, another problem is created: the reliance
upon experts, an unpredictable resource, for the performance of required
functions.
Whereas other areas of computer science are concerned with the generating,
straightforward processing, gathering, and transmitting of data, interpreting
the significance of the data ("figuring out what it all means") falls within
the realm of AI.
Technological progress may, therefore, be paced by its ability to solve the
problems AI addresses. The recognition of this fact is what has provided the
impetus for the tremendous amount of ongoing and projected research in AI.
The commercialization of this research will be rapid and dramatic. Figure
1.6-1 illustrates the current and predicted commercialization of knowledge
system technology. Table 1.6-2 illustrates the past and predicted growth in
five AI markets.
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FIGURE 1.6-1
COMMERCIALIZATION OF KNOWLEDGE SYSTEM TECHNOLOGY
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Source : Hayes-Roth, Frederick, "Knowledge-Based Expert Systems,"
IEEE Computer, October 1984, p. 270.
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TABLE 1.6-2
AR-IIFICIAL INTELLIGENCE MARKET GROW'TH
($ Millions)
MARKET AREA 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990
Expert Systems 4
Natural Language 5
Computer-Aided 3
Instruction
Image Recognition 7
Voice Recognition 4
8 16
8 18
5 8
15 30
6 10
32 55 95 160 270 460 780
32 55 100 175 300 525 920
12 20 30 50 80 125 200
55 85 130 202 320 490 760
17 25 40 60 90 130 200
TO'TALS 23 42 82 148 240 395 647 1060 1730 2860
Source: DM Data Update, vol. I, no. i, June 1984.
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Yet, it must also be recognized that the AI technologies are immature.
Significant numbers of products have emerged only within the last 5 years.
One can predict that AI technologies will undergo tremendous growth, but the
paths they will take are unpredictable. Rapid obsolescence and the
abandonment of approaches will be characteristic of the technologies For the
next decade,
AI's immaturity presents several issues to be addressed in greater detail in
Task 3's AI Automation Trade Study. Some of these issues are:
Scarcity of engineers trained in AI applications, e.g. knowledge
engineers
- Limited breadth of knowledge
Slowness of response time due to the lack of a real-time inference
engine, multiprocessor architectures, or parallel processing
Availability of space_uali?ied processors and their integration into
the DMS
Lack of systems engineering tools to support the design, development,
verification, and maintenanceo? software
Difficulty in providing management insight into the development
process, i.e. assessing the status
Lack of modularity and techniques to distribute the software effort
over a large engineering team
- Speculative nature of AI products and services.
The impact of each of these issues may vary according to the nature of the
particular SSDS Function and the time period being considered. References
were made throughout this report on specific SSDS functions where AI
technologies _ be applied. Table 1.6-3 provides an overview of those
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references. Whether and when an AI approach is preferable to a conventional
approach for the performance of particular functions, considering the issues
and their impact upon risk and cost criteria, is the subject of the AI
Automation (Expert Systems) Trade Study.
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TABLE I .6-3
APPLICABILITY MAI"RIX: OPTIONS VS. SSDS FUNCTIONS
1.6,2 Applications
1.6.2.1 Expert Systems
and Prob. Solving
1.6.2.1.2.1 Subsystem NO
Monitor & Control
1.6.2.1.2.2 System YES
Configuration
1.6.2.1.2.3 Programming NO
and CAI
1.6.2.1.2.4 Biomedical NO
1.6.2.1.2.5 Fault Diagnosis YES
1.6.2.1.2.6 Planning, NO
Scheduling
1.6.2.1,2.7 Modeling YES
1.6.2.1.2.8 Distributed NO
Data Base Mgmt.
1.6.2.2 Image and Speech NO
Recognition
1.6.2.3 Natural Language NO
SSDS Functions (7)
1.0 2.0 3.0 4.0 5.0 6.0
(1)
YES NO YES YES NO NO
YES NO YES YES YES NO
NO NO NO NO YES NO
7.0
NO NO YES NO NO NO
YES NO YES YES NO NO
NO YES YES YES NO YES
YES NO(2) YES NO(2)
NO NO NO YES
NO NO YES(3) YES(3)
NO NO(5) YES YES
YES YES
NO NO
YES(4) NO
YES YES
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1 All applications listed under 4.0, Operate Core Systems, would also be
required under 6.0, Simulation of the Core Systems.
2 However, modeling is an inherent feature of the planning and scheduling
expert systems.
3 Disconnected voice recognition only.
4 Scene digitization.
5 However, natural language interfaces are an inherent feature of the
planning and scheduling expert systems.
7 SSDS function numbers represent the following major functional categories:
1.0 Manage Customer Operator Delivered Data
2.0 Manage Customer/Operator Supplied Data
3.0 Schedule and Execute Operations
4.0 Operate Core Systems
5.0 Manage SSDS Facilities
6.0 Develop, Simulate, Integrate, and Train
7.0 Support Space Station Program
3O3
1.7 COMMUNICATIONS
PRECEDING PAGE E!,LANi( NOT FILMED
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1.7.1.1 Network Media for Space Station Program
1.7.1.1.1 Description
]he transmission media of a computer network is the physical signal carrying
element connecting the nodes of the network. The media may consist of: (I)
coaxial cable (coax), (2) twisted shielded pair (TSP), (3) optical fiber, or
(4) electromagnetic or optical transmission through Free space.
Different transmission media differ in transmission capacity bandwidth,
reliability, ease of connectivity, immunity to noise, cost, applicable
modulation schemes, attenuation, sensitivity to radiation, and acceptable
temperature range.
It is not necessary for a computer network to contain only one type of media.
Hybrid interconnections may be required in certain situations that require the
use of optimal properties of given media. For example, a network extended
over a flammable region may use mostly TSP because of cost, except at the
flammable region, where optical fiber would be used. Optical fiber carries no
electricity, so no sparks could cause an explosion.
In general, the discussion that follows applies to the following elements of
the Space Station Program (SSP):
- The Space Station
- Co-orbiting Platforms (COP)
- Polar Orbiting Platforms (POP)
- Orbital Maneuvering Vehicle (OMV)
- Orbital Transfer Vehicle (OTV)
PP_ECED_ PAGE ELAI'_I( f_OT FILMEI)
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1,7,1 • 1•2 OP"IIONCHARAC'TERIZAI"II'ON
1,7.1.1.2.1 Areas of Comparison
The following areas of comparison include general characteristics for media
selection and some that have particular application to the space station and
other space based networks. No attempt was made to place these in order of
importance.
a) Bandwidth. The frequency domain width of a signal is known as its
bandwidth, and different media can only carry signals of certain
maximum bandwidths. It is proportional to the information carrying
capacity of a channel or medium. When a signal is to be propagated
over a relatively long distance, the bandwidth-_istance product is
important also. As a signal travels, dispersion and other physical
phenomena can cause errors in detection at the receiver because
successive pulses start merging together. A typical bandwidth-
distance product for a communications system might be I0 MHz.km,
which means that a 10 MHz signal can be carried For one km. or I MHz
for lO km, etc., as long as the product of bandwidth (in MHz), and
distance (in km) is less than lO. In addition, the receiver and
transmitter rise times can be a limiting factor in the overall
system, especially in local area networks where distances are small
and the bandwidth-_istance product of the media may not be the
limiting factor.
b) Cost. The relative cost of one media versus another can be a factor
in media selection, specially when long distances are involved. Fhe
transmitters and receivers can also vary in cost, depending on the
medium with which they are designed to work.
c) Reliability. As in cost, for very localized networks the end to end
reliability is not so much a function of the medium, as it is of the
transmitters and receivers.
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d) Noise immunity and bit error rate (BER). Noise, or electr'o--magr_et:i.c
inter'ference can have a devastating effect on a transmission symptom
if the system medium is susceptible to picking up that
interference. If the system is digital, the effect of noise is to
increase the number of bit errors for each bit transmitted (10 -6,
for example is a typical BER). Figure i shows a typical plot of BER
versus Signal to Noise Ratio (SNR). If the modulation is analog,
the SNR decreases and intelligibility of the received signal may
suffer.
e) Electromagnetic transmission. When a signal is carried through a
medium, it is possible that an antenna effect will exist, and an
electromagnetic signal proportional to the signal carried will be
transmitted. This situation is the reverse of what happened in d)
above, where the medium acts as a receiver. Media transmission of
electromagnetic radiation is a problem for two reasons. First, it
poses a potential security problem i? the data transmitted is
classified, and second, it can cause interference with adjacent
communication lines.
f) Attenuation. As a signal propagates it loses some of its energy for
various reasons. Attenuation is a measure of how fast this energy
is lost as a function of distance travelled (units are dB/km). If
attenuation is very high, then repeaters are needed at closer
distances, with higher cost and lower reliability.
g) Modulation schemes. The way in which a signal is mixed with others
to facilitate propagation through a medium is known as modulation.
In AM radio, for example, an audio signal is used to amplitude
modulate a radio frequency carrier, so that the audio signal can
travel much further than it could otherwise, and without disturbing
anyone. AM is a type of broadband transmission. FM, PM, SSB-AM,
FSK, PSK are other broadband methods. In baseband, the information
carrying signal is not modulated, but is sent as is down the
medium. The best scheme to use will depend on whether the data is
analog or digital, the BER of the medium, the degree to which data
must be multiplexed, etc. The BER vs SNR curve shown in Figure I
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will shift considerably depending on the modulation scheme. More
complex modulations will usually yield a lower BER for a given SNR.
This allows a lower power level at the transmitter, and can save
weight, space and power.
h) Connectivity - directivity - topology implications. Some
transmission media are capable oF point to point and broadcast
connectivity. Also some can transmit more easily in one direction,
while others are naturally bidirectiona.l. Connectivity and
directivity have direct implications on the topology that a medium
will allow. For example, if a medium is not well suited For
broadcast, a bus topology may be a poor choice, because all nodes'in
a bus need to receive the data at about the same time, but a token
ring may be appropriate because only the "next" node needs to
receive data.
i) Space environment implications. The space environment of low earth
orbit may damage some media unless certain precautions are taken.
The cumulative effect of cosmic rays, and the very large temperature
ranges are good examples. The zero-_ and vacuum conditions of space
could also be a problem.
J) Transmitter and receiver electronics. Different media require
different transmitters and receivers. This physical link that
interfaces with the media has implications in cost, weight,
reliability, complexity, maintainability, temperature sensitivity,
and power and space requirements.
1.7,1.1.2.2.1 Twisted Shielded Pair (TSP)
TSP is a Form of transmission line in which two wires are arranged in a spiral
pattern so that electrical properties are constant throughout the length of
the line, and to reduce noise. They are available with different numbers of
twists per foot and various types of shields.
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a) Bandwidth. 64 kbits/sec is a typical data rate, but a few
megabits/sec can be achieved if distances to be travelled are very
short, lhe present Space Shuttle bus network consists of TSP and
runs at I Mb/sec over a distance of 300 Feet.
b) Cost. This is one of the cheapest media per linear foot, and
transmitters/receivers are also inexpensive. It is an old
technology, however, so the price to performance ratio is as high
now as it is likely to ever be. Newer media are gaining on TSP,
especially when cost o? transmission capacity is considered instead
of cost per linear foot.
c)" Reliability. Highly reliable because of its simplicity.
d) -5Noise immunity and BER. Not very good, with a typical BER of 10
e) Electromagnetic transmission. When the separation between the
conductors is in the same range as operating wavelength EM radiation
can take place, so TSP is best suited for transmission of relatively
low frequencies (3-4 MHz or less).
f) Attenuation. This is dependent on the frequency of transmission.
The higher the Frequency the higher the attenuation because of two
reasons. First, the higher the frequency, the more loss due to
radiative effects, and second, higher frequencies tend to travel on
the outside of a cable (skin effect) so that the impedance is higher
at higher frequencies and more energy is lost to heating.
g) Modulation schemes. Analog or digital data can be transmitted with
a variety of signaling approaches. Baseband is normally used
because high frequencies are attenuated and broadband usually
includes significant high frequency components.
h) Connectivity - directivity - topology implications. Capable of both
point to point and multipoint connectivity, but much better suited
?or point to point applications such as in a Private Branch Exchange
(PBX). TSP is bidirectional, but because it is better For point to
point, the selected topology should take this into consideration.
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i) Space environment implications. ]he internally controlled space
environment in the shuttle has caused no problems for TSP. Direct
space exposure has not caused problems in previous space missions.
1.7.1.1.2.2.2 Coaxial Cable (Coax)
Coaxial cable is a type of transmission line very similar in concept to TSP,
but with modified construction that gives Coax different operating
characteristics. Coax has an inner wire conductor (usually copper), with an
outer conductor that surrounds the inner one and is usually grounded. Air, or
some other dielectric material separates the two conductors. An insulator
surrounds the entire cable.
Two major types of coax are available; 50 ohm for baseband transmission, and
75 ohm for broadband.
a) Bandwidth. Baseband coax can carry 10 - 20 Mbits/sec, half-duplex
broadband coax can carry as much as 150 Mbits/sec fu11-duplex.
b) Cost. Coax is slightly more expensive than TSP, and taps and
connectors for it are also more expensive, but the higher bandwidth
and other properties of coax can make it very cost effective
compared to TSP for some applications.
c) Reliability. Very reliable, especially for baseband where no
transponders or active modulators are needed. Broadband is also
reliable, and redundant active elements can increase the reliability
to that of baseband.
d) Noise immunity and BER. Coax is more immune to noise than TSP,
especially at higher frequencies, and the BER is usually less than
-5
10
e) Electromagnetic transmission. As in TSP, coax can act as a
transmitter antenna for electromagnetic waves, particularly at high
frequencies, so can pose security problems also.
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f) Attenuation. Varies with frequency. At 10 MHz it is about iO.--30
dB/km, and at 1OO MHz it is about 30--iOO dB/km. For spacecraft
applications, distances are not likely to be more than 200 m, and
will usually be much less than that.
g) Modulation schemes. In baseband there is no modulation, but the
data is usually Manchester encoded so that the clock can be easily
recovered. In broadband, frequency and phase modulation are used.
h) Connectivity - directivity - topology implications. Point to point
is easily implemented, but coax is primarily used for multipoint
topologies such as bus and tree. Baseband coax can typically have
i00 or so drops, and broadband can support lO00 or more drops.
Because of the high attenuation of coax, however, repeaters or
amplifiers must be placed every one-half kilometer approximately.
i) Space environment implications. Coaxial cable has been used
extensively in space without any problems.
1.7.1.1.2.2.3 Optical Fiber
Communications with optical fiber occurs by sending a beam of optical or
infrared radiation through the fiber. An optical transmitter converts an
electrical signal into a modulated beam which is then optically coupled to the
Fiber. A receiver at the other end performs the inverse operation where the
electrical signal is recovered from the modulated beam. The fiber consists o?
a center core of glass with an index of refraction slightly higher than that
of the surrounding material, known as the cladding. The ratio of the indices
o? refraction of the two materials is such that a beam travelling in the core
undergoes total internal reflection when it contacts the core/cladding
boundary.
There are three different ways in which light propagates down a fiber,
depending on the diameter of the core and how Fast the index of refraction
changes at the core/cladding inter?ace. When the core is of a very small
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diameter (5-.10 microns) and the index of refraction changes abruptly at the
interface, the result is single-mode step index fiber, which transmits a
single mode of linearly polarized electromagnetic radiation. When the
diameter of the core is fairly large (50-400 microns) and the index of
refraction also changes abruptly, the fiber becomes multi-mode step-index. In
this type of fiber many modes of light propagate at the same time. The third
type of fiber is the multi-mode graded index fiber, in which the index of
refraction changes slowly from the inside of the core to the outside of the
cladding. Light is propagated because of the bending of the light that takes
place as the index of refraction changes, not because of internal reflection.
Because optical fibers are so thin, most cables include several fibers inside
them, and strength members to keep the structure from falling apart under
axial and tangential forces.
a) Bandwidth. Practical systems available off-the-shelf provide data
rates up to about 50 Mbps, but under laboratory conditions data
transfer up to a few Gigabits per second have been demonstrated.
For rates of less than I00 Mbps, highly reliable and inexpensive
LED's can be used, but for higher data rates laser diodes are
required. Laser diodes are not very reliable, are expensive and
very temperature sensitive.
b) Cost. The cost per foot of fiber is quickly approaching that of
coax and TSP, but the optoelectronic transmitters and receivers are
still expensive (see section j). Connecting fiber is also more
difficult and expensive than TSP and coax becaus_ optical alignment
is required, so unexpected modifications in the topology can be
costly.
c) Reliability. Systems using LED's are very reliable, but those with
laser diodes are fairly unreliable because of present differences in
MTBF's. The fiber itself is very strong and does not significantly
degrade the reliability of the overall system much unless humidity
is allowed to affect it, in which case microcracks propagate and the
Fiber can split.
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d) Noise immunity and BER. The negligible noise susceptibility of
.l
f:iber is one of its biggest advantages over other media.
Electromagnetic interference does not interact with the fiber
because the optical energy has a wavelength very different than
radio frequencies, and the opaque cover of fiber does not allow
interference from optical sources. Fiber also has an extremely low
BER, in the order of lO-g to lO-12
e) Electromagnetic transmission. EM transmission is negligible, and
fiber is very secure as a result, because there are no spurious
transmissions that could be picked up. The only way to tap into a
fiber is by physically getting a "piece" of the beam transmitted,
and such attempts are very difficult and can usually be detected.
f) Attenuation. It can be as low as .2 dB/km for single-mode fiber,
but typically it is about 2 - 5 dB/km.
g) Modulation schemes. Optical fiber systems normally operate on
baseband where the light is quickly turned on and off along with the
digital signal to be transmitted. In certain cases it can be
advantageous to send two or more beams of different wavelength on
the same fiber at the same time, i.e. "color modulation". (Figure
2). LED's that operate at different wavelengths can couple their
output onto the same fiber, and light detectors o? the incoming
wavelengths are placed in the receiver.
h) Connectivity - directivity - topology implications. Mostly limited
to point to point, but multidrop is possible at higher expense by
using optical couplers and splitters. Passive multidrop syst_i,s are
presently limited to about 16 - 32 nodes because of the losses at
the taps. Propagation through the fiber is intrinsically
unidirectional, so a bus topology would require two fibers to meet
the bidirectionality requirements. Fiber is ideal for a token ring
type topology where requirements are for unidirectional data
transmission, and the node bypass technology is already available.
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Passive and active star" networks have been built with 16-64 nodes.
Passive ones are very reliable but are limited to about 32 nodes and
receiver sensitivity and transmitted power limit how much the power
can be divided.
i) Space environment implications. TBD
1.7,1.1.2.2.4 Radio and Light Through Free Space
When physical connection using one of the media previously discussed is
difficult or even impossible, information can still be carried through free
space with radio or light. Radio frequency modems, for example, can be used
For data transmission between computers that are not physically connected.
Point to point infrared optical systems of very high bandwidths have been used
For computer to computer communications in line of sight systems. Atmospheric
disturbances and dispersion are the limiting factors in these systems, but in
the vacuum of space, and over the short distances in a space vehicle, these
factors become relatively insignificant. Microwave directional transmission
is another form of transmission that could be applicable.
a) Bandwidth. For radio, it depends on the portion of the spectrum
that can be dedicated. If a relatively low power transmitter is
used in space, the interference with earthbound systems can be made
insignificant. Most systems available now offer packetized digital
radio for communications with mobile systems, such as military
vehicles. For infrared transmission, data rates around I00 kbps are
common over a range of a few kilometers. Reliable communications at
1.5 Mbps are possible over I km paths. The inverse relation between
data rate and distance is very apparent here. Microwaves can also
carry high data rates in point to point links.
b) Cost. This is very difficult to assess because it depends very much
on the application. There is no physical media to buy or to
install, but the cost of transmitters and receivers can be
substantial. For mobile systems, radio may be the only alternative,
and for a system that needs to be reconfigured often, movable
infrared sources and detectors may be a good choice.
.e
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c)
d)
e)
f)
g)
h)
i)
Re].iability. Depends on the electronics of the transmitter and
receiver, but can be very high if redundancy is used.
Noise immunity and BER. Dependent on the distance over which
transmission takes place, and atmospheric conditions. Typically the
-6
BER is around I0 Could be susceptible to jamming.
°
Electromagnetic transmission. Radio is nothing but EM waves, so
security problems are substantial unless the data is encrypted. For
line of sight optical communications, enough of the modulated beam
can be tapped, so security can also be a problem. Microwave and
radio could potentially interfere with the data transmission through
TDRS, etc., so careful spectral analysis is required.
Rttenuation. Variable depending on the frequency or wavelength of
transmission, and atmospheric conditions. Signal fading can also
occur, mostly because of varying atmospheric conditions.
Modulation schemes. For radio, any of the normal modulation schemes
can be used, but spread spectrum techniques offer the best
performance while requiring more sophisticated transmitters and
receivers. For infrared, transmission is usually baseband, with
several varieties of pulse modulation that optimize immunity to
noise and atmospheric scintillation.
Connectivity - directivity - topology implications. Radio is
inherently a broadcast type medium and is ideal for multidrop
multiple access type systems, but can also be used for point to
point communications. Infrared is normally used For point to point,
but broadcast applications within a room have also been developed.
Space environment implications. As long as the electronics in the
transmitter and receiver are well protected, there should be no
problems with radio or infrared transmission. The infrared noise
from the sun could be a problem when the spacecraft is being
directly illuminated. This needs to be investigated further.
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1.7.1.1.2.3 Hybrid Media Applications for Space Station
An optimal networking solution for the space station may require more than one
type of media. Communications within the habitation modules could be
performed with optical fiber or coax, but to reach the opposite end of the
space station, where the antennas are probably going to be located, may
require traversing about 100 meters or so of free space, where the temperature
range varies from -lBD°c to +TBD°c very quickly, according to the go
minute orbital cycle. If a cable or fiber is used that cannot withstand these
temperature extremes, the communication link would fail. An infrared or radio
link may be a better alternative for this environment.
Power cables need to go to the antennas also, but the self-heating of a power
cable may be enough to keep low temperatures above a certain minimum, so that
the data could be carried by modulation over the d.c. power component. High
temperatures could be a problem, however, when the station is on the "sun"
side of the earth.
Clearly the final design will require very thorough thermal analysis, and
thermal study of the selected media. Bending of the station structure will
also have to be considered because of the potential stress it will place on
connecting cables. Rlso i? an infrared line of sight link is established,
enough dispersion o? the beam must be allowed so that bending will not disrupt
reception. Redundant beams separated by a few meters may be required so that
both paths will not become obstructed.
1.7.1.1.3 Projected Capabilities
1.7.1.1.3.1 Twisted Shielded Pair (TSP)
The current TSP technology is very mature and is not likely to change
significantly in the igB7 or 1995-2000 time frame. TSP's limitations are
physical rather than technological. For relatively low rate (under 1Mbps)
data communication, this is an inexpensive and proven technology.
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1.7.1.1.3.2 Coaxial Cable
The current technology is mature amd will only see minor improvement by 1987
or 1995-2000. Better dielectric materials will lead to some improvements in
the performance of coax, but as in TSP, the limitations are inherently
physical. Coax would find applications in medium rate baseband
communications, broadband, and VHF/UHF television transmission.
1.7.1.1.3.3 Optical Fiber
Research in optical fiber is very significant, and breakthroughs are reported
constantly. For long distance communications purposes, most of the research
is directed towards lowering the attenuation of fiber so that long distance
links with fewer repeaters can be built. Increasing the bandwidth of the
transmitters and receivers is another present research goal. The improvements
that this research will bring about by 1987 will include lower attenuation and
higher bandwidth by perhaps a factor o? 2 or 3 from present levels. The
status by lgg5-2000 is Far harder to predict, but it can be assumed that
optical fiber will be used for many more applications than today and will have
gained widespread acceptance.
For the space avionics requirements, better connectors, splices, by-passes,
multiplexers and demultiplexers will be necessary, however, if optical Fiber
is to be used in reconfigurable space vehicles. Rt present, optical fiber
connectivity is one of the major problems limiting its use. Some topologies
are difficult to configure with fiber, and until better connectors are
available, this connectivity problem will continue to pose practical
problems. The passive star, for example, is limited to about 32 nodes, and
the bus is also limited in number of nodes because taps incur additive
losses. Several companies have developed practical connectors, multiplexers,
demultiplexers, by-pass switches, and fail-safe connectors. Substantially
improved devices should be available by ig87, and this connectivity problem
will probably be solved by lgg5 or so.
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1.7.1.1.3.4 Radio and Light l"hrough Free Space
The radio technology is well understood, but radio frequency modems are still
being improved upon. Infrared line of sight transmission will also see
improvements in the transmitters and receivers in the next few years.
1.7.1.1.4 References
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Finley, Marion R. Jr. "Optical Fiber in Local Networks." IEEE Communications
Magazine, Vol. 22 #8, August Ig84, pp 22-35.
"Space Station and Preliminary Design." NASA JSC RFP 9-.BF-10-4-OIP,
September 15, 1984
"Space Station Reference Configuration Description." JSC-19989,
August 1984
W. Vlasak, G. Pfister. "R Fiberoptic Local-Area-Network Solution for Tactical
Command and Control Systems." SPIE Vol. 434, pp 24-40
H. D. Hendricks, N. D. Murray. "Wavelength Division Multiplexing for Future
Space Station Data Systems." SPIE Vol. 434, pp 41-49
324
1.7.1.2 Network Interface Unit
1,7,1,2.1 Description
lhe Network Interface Unit (NIU) is a device that acts as a communications
controller to provide data transmission to one or more attached devices
(subscribers). The NIU transforms subscriber data rate and protocol to that
of local network transmission medium and vice versa. Data on the medium are
available to all devices.
The NIU can function as a gateway (providing interconnection of multiple
networks that use different protocols) or as a bridge (providing
interconnection o? multiple networks that use the same protocols). The uses
of an NIU in a communications network are shown in Figure 1. In general
terms, the NIU performs the following functions.
- For data from the attached devices to the network.
Accepts data from attached devices/networks.
Buffers data until medium access is achieved.
Transmits data in addressed packets.
- For data from the network to the attached devices.
w
Scans each packet on medium for own address (and the address of any
device on the other network in the case of bridges and gateways).
Reads packet into buffer.
Transmits data to attached devices/networks at the proper data rate.
In general, the discussion that follows applies to all orbital elements of the
Space Station Program (SSP):
The Space Station
Co-orbiting Platform (COP)
Polar Orbiting Platform (POP)
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1.7.1.2.2 Option Characterization
First, a brief discussion of background material on modern layered structures
for communications system is presented. Then, the following network interface
devices are characterized.
- Advanced Information Processing System (RIPS)
- SubRCS (Submarine Advanced Combat System)
- Destek
- Concord Data Systems
- Interlan
- Sytec
-- Ungermann-Bas s
- Contel Information Systems
- Complexx Systems
- Sperry
lhe NIU devices are characterized in matrix form to allow for easy comparison
between manufacturers. The options considered are by no means inclusive, but
are representative of NIUs in general. Layering The International
Standards Organization/Open Systems Interconnect (ISO/OSI) model for
communication systems is pertinent to the study of NIUs. The Open Systems
Interconnect Model consists of seven distinct layers each performing a set oF
unique functions as shown in Figure 2. (ref. 9)
327
A layered architecture provides flexibility in revising the communications
system. As long as the way inForn_ation is passed between the layers is not
affects;d, only the appropriate layer needs to be altered to implement a
change. This provides the ability to contint, ously incorporate new technolo_y
into the existing system.
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APPLICATIONS
LAYER
FIGURE 2
ISO/OSI MOIl)EL
Serves the end user application process
PRESENTATION
LAYER
Performs data transformations
Data translation
Formatting
SESSION
LAYER
Establishes connection, or session,
between two presentation layers
Manages the dialog
Provides circuit fault recovery
TRANSPORT
LAYER
Segmentation of message
Flow control
Error detection/control
Multiplexing
NETWORK
LAYER
O
0
0
Packetization of messages
Routing
Congestion control
DATA LINK
LAYER
o
0
O
O
Framing
Processes acknowledgement frames
Error handling
Media Access
PHYSICAL
LAYER
O The mechanical, electrical, and procedural
interfacing to the media
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The Phys:i.ca]. and Data Link Layers (ISO/OSI) are inlplemented primarily in
hardware, where.as, the upper layers are software intensive. The layers (-an
also be grouped according to their functions. ]he four lower layers provide
the connectivity between devices. The three upper layers allow for
cooperatioi'1 between devices and are, therefore, application dependent. (Ref.
1) Consequently, the division of layers between the NIU and host will be an
important factor in determining the modularity/commonality of the NIU and the
functions it performs. The alternatives for allocation are shown in the
following tables.
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N3'.U LAYER AI..IERNA'I"IVES
NII'U I
7 Application
6 Presentation
5 Session
4 Transport
3 Network
2 Media Access
i Physical
Implemented in Host
Implemented in NIU
Software intensive layers (3-7) in host utilize host memory and CPU
time
o Requires additional hardware incorporated in host to implement layer 2
o NIU unable to function as a bridge
o Unable to function as a gateway
o Requires intelligent host
o Host must be aware of the details of network topology and protocol
o Highest performance NIU (response time)
o Minimum size, weight, complexity ...
o Example. Fiber optic transmitter/receiver
NIU LAYER ALIERNAIIVES (CONI' D)
NIU 2
7 Application
6 Presentation
5 Session
4 Transport
3 Network
2 Media Access
I Physical
Implemented in host
Implemented in NIU
o Software intensive layers reside in host
o Requires host memory and CPU time
o Host must'be aware of the details of network topology and protocol
o Unable to function as bridge
Remote device unable to exercise flow control over the source
device
-, Doesn't support multiplexing
o Unable to function as a gateway
o High performance NIU
o Requires intelligent host
o Host must be aware of the details of network topology and protocol
o Example.. RIPS
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NIU LAYER AI.'I'ERIMA]"!VES (CON]" 'D)
NIU 3
7 Application
6 Presentation
5 Session
4 Transport
3 Network
2 Data link
1 Physical
Implemented in host
Implemented in NIU
Upper layers implemented in host are "end to end" layers, unaffected
by the details below.
o Host must be aware of the details of the network topology and protocol
o Functional as a bridge
o Unable to function as a gateway
o Supports simple digital I/O as well as intelligent hosts.
o Example. Station Mate (see Table 1)
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NIU LAYER AL.'TERI_IA'I"TVES (CON'T"D)
NIU 4
7 Application
6 Presentation
5 Session
4 Transport
3 Network
2 Data l_ink
1 Physical
Implemented in host
Implemented in NIU
Layers 5-7 are application dependent. Implementation in the host
allows for standardization of NIU software
o Requires less host memory and CPU time than NIU's 1,2,3
o Host is not aware of network topology and protocol
o Functional as a gateway
o Functional as a bridge
o Example. BIU/Control Information Systems (see Table 1)
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NIU LAYER AL'TERNAI"IVES (CON'l' D)
NI'U 5
7 Application
6 Presentation
5 Session
4 Transport
3 Network
2 Data Link
1 Physical
Implemented in host
Implemented in NIU
o Many options exist at the session layer
o Requires minimum CPU time and host memory
o Functional as a bridge
o Functional as a gateway
o Example. SubACS
TIM 220 (see Table I)
At the session and presentation layers, many options exist for services. The
functions performed by these layers are directly used and driven according to
the application requirements. (Ref. I) The presence of these layers in the
NIU decreases its modularity. Therefore, the session layer is the highest
layer considered in the NIU.
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This paper" has focused on the options for the allocation of functions between
the network interface unit and the host using the ISO/OSI layered model as a
reference. Many options exist within each layer for the implementation of
these functions. However, the options for the implementation of the functions
cannot be considered layer by layer but must be evaluated as a whole in a
local area network because it is the net effect of these options which
determines the LAN characteristics such as performance, cost, growth
potential, etc ....
The options for implementing the layers in the NIU are discussed in the LAN
paper (2.5.3) and the distributed operating systems paper (2.1.3).
_6
A.I:PS
3he Advanced Information Processing System (AIPS) designed by the Charles
Stark Draper Laboratory'(CSDL) is a Fault tolerant processor complex which
communicates using an Input/Output Network (l/O), an Intercomputer (IC)
Network and a mass memory bus. Devices are connected to the networks via
network interfaces. The IO and IC interfaces are interconnected by switching
devices (nodes) as depicted in the proof of concept configuration shown in
Figure 3. The nodes and interfaces are described below.
Each node in the proof-of-concept configuration has five input/output ports.
Three independent nodes provide redundancy. The node performs the following
Functions:
o Receives data
o Checks for protocol conformity and transmission errors
o Regenerates signal
o Transmits data
o Enables/disables port transmitters as commanded
o Circuit switching for fault recovery
o Responds to error and status requests
AIPS. INTERCOMPUTER NETWORK INTERFACE
The IC network is a cross-connected set of nodes which uses circuit switching
for recovery From node-to-node link faults. Attached processors transmit on
only one of the triply redundant IC buses, yet listen to all three. ]he IC
network inter?ace performs the following functions.
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FIGURE 3 AIPS PROOF-OF-CONCEPT CONFIGURATION
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o Receives d_ta
o Checks for protocol conformity and transmission errors
o Performs a bit by bit comparison of the three data signals from the
triply redundant network
o Converts Serial/Parallel Data
o Decodes addresses
o Transmits data and enforces'a transmission length limitation
o Enables/disables functioning of the interface
o Contends for the network using the Laning Poll technique
AIPS. INPUT/OUTPUT NETWORK INTERFACE
The I/O network is a cross-connected set of nodes which uses circuit switching
for recovery from node-to-node link faults. It is a simplex network in which
only one I/O processor is enabled to receive or transmit during an I/O
exchange. The I/O interface performs the following functions,
o Receives data
o Checks for protocol conformity and transmission errors
o Converts Serial/Parallel
o Transmits data and enforces a transmission length limitation
o Enables/disables functioning of the interface
o Contends for the network using the Laning Poll technique
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The AIPS also include.s a trip].ex mult:Eplex bus which provides communication
between the m,._ss memory and the general purpose computers ((;PC). The
interface to this bus, the mass memory bus interface, performs essentially the
same functions as the IC network interface except address decoding, which is
not necessary.
In order to perform functions, the interfaces and nodes should contain the
physical, data link, and network layers of the ISO/OSI model.
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SubA(].(_8:I:U CHARACIERIZAT]'OI_I
The SubACS bus interface unit (BIU) and network operating system (NOS) can be
briefly characterized as a modular, intelligent unit for message distribution
in a local area network. The BIU is the hardware component in which the NOS
software executes. The BIU/NOS include functions through layer S of the
ISO/OSI reference model.
The following discussion is for the BIU and NOS as they exist in late 1984.
The network and its capabilities have planned upgrades that will affect some
of the details, but not the overall concept of operation.
The primary purpose of the BIU is to interface any of several processors or
devices to the distributed system data bus (DSDB) so that those components can
communicate in performing their functions. The BIU has a modular design both
at the interface to the transmission medium and at the interface to a
processor or device. A core set of modules and functions is used for all
BIUs. The BIU can be personalized to connect to any of several Navy standard
processor/device interfaces by the inclusion of the appropriate standard card
and NOS software. A different medium or data transfer rate can be used by
including the appropriate interface card, such as one to talk over a fiber
optics link or another to talk over a wire link. SubACS does not include
gateways, because the network was designed to have compatible protocols
throughout the system and therefore needs no conversion functions supplied by
a gateway.
A bridge is a special case of a BIU which has been personalized with two media
cards and the related NOS software in order to interface the transmission
media o? two networks. The bridge is used to selectively receive messages on
one port for retransmission on the other port. SubACS includes both wire/Fiber
and Fiber/fiber bridges between local area networks.
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The NOS which executes in the BIU performs network failure management
funcL:ions, in a('Jdition to normal message transmission and reception. At
initiation of a connection between two ports, the NOS locates a path to
esl:ablish as the virtual circuit, based on parameters of the new messages, and
the failure status and loading of the parts of the network. At a failure, the
NOS/BIU isolates the problem, reestablishes the virtual circuit, and continues
operation automatically. Programs are moved to alternate machines at failure
of a processor, if a suitable replacement is available. Failures are reported
to the operator.
The BIU acts as a store and forward unit, first selectively receiving a
message into a buffer in the BIU from the medium or attached device, then
forwarding the message when the channel is available to its final
destination. When functioning as a bridge, the NOS has the knowledge of which
messages are to be ignored, and which are to be forwarded through to the other
port after reception. The information about which processes and devices are
active at each port is maintained dynamically as processes are activated or
deactivated and as hardware is turned on or off or fails.
The BIU/NOS maintains a common time within the network by periodic
equalization oF local times to common reference. This time is used For
various logs, allowing identification of the order of events across the
network for problem analysis and evaluation of such performance parameters as
time delays of messages.
FODS BIU
The Fiber Optic Demonstration System (FODS) is a high speed Fiber Optic Data
Bus which is being developed by Sperry under the direction of NASA Goddard
Space Flight Center. The network consists of fiber optic links interconnected
by a passive star coupler. Communication devices are interfaced to the media
by the BIU's.
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FO[)S uses a Carrier Sense Multiple Access with Collision Detection and Time
Slot-s (CSMA/CD/TS described in 2.5.3) media access method. "The BIUs ('an
operate in either of two modes: Random Access or Controlled Access. BIUs
switch to the controlled access mode when a collision occurs on the bus. Wlnen
all BIUs have had one opportunity to transmit in the controlled access mode,
the BIUs return to the random access mode." (Ref. 12)
The BIU consists of a network interface and a front-end-processor. Messages
are transmitted and received by the network interface. The network interface
also performs the following functions.
o Packetization of messages
o Media access
o Error detection
o Acknowledgements
The front-end-processor performs protocol adaptations for data transfer and it
can provide routing decisions. Thus, the FODS BIU implements layers I and 2
of the ISO/OSI model with the possibility for future expansion to include
Layer 3.
Characterization of other NIUs
The following pages list a number of NIU alternatives from commercial
manufacturers. An explanation of the entries used in the comparison matrices
is given below.
ISO/OSI layers. In some centrally-controlled networks, the NIU supports only
the physical connection. In most networks with distributed control, the NIU
supports the Physical and Data link layers. Some very intelligent NIUs
control the Network, Transport, and even Session and Application layers for
their attached devices.
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Commur_ic_tions protocol. A number of protocols are available for local area
net;workii'Ig From both vendors and standards groups. The most popular are Xerox
Network System and X.25. Some vendors offer Proprietary protocols at the
Transport layer.
Access method: Committee 802 of the IEEE is attempting to standardize
protocols for local area networking. Current protocol standards include 802.3
(a CSMA/CD standard resembling Ethernet). 802.4 (a standard for token-passing
bus networks), and 802.5 (a standard for token-passing ring networks).
l'opology: This refers to the physical network layout and node connectivity.
Possible network topologies are star, ring, bus, tree, loop, and grid.
Level of redundancy: The additional number of extra equipment to provide
tolerance oF faults.
Data transmission medium: This entry lists the transmission medium used for
the network's principal data channel.
Data transmission technique. Possible network data transmission techniques
are baseband and broadband.
Data transmission rate: This entry lists maximum raw aggregate throughput
that the network can support in bits per second (bps). Depending on the
network, not all of this capacity may be available for end user communications.
Video/voice distribution.. A number of networks can support voice or video
applications in addition to data communications. Voice applications include
one- and two-way analog or digitized voice. Video applications, usually
available only on broadband networks, include one- and two-way full motion,
slow-scan and freeze-frame video.
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Backer_(:linterfaces. This entry lists the specific end-user interfaces the NIU
('an support (e.g., RS-232--C,(]CIIT v.35, etc.).
Units installed. Most vendors regard installed-base information as
proprietary. This entry lists the total number of network stations or nodes
the vendor has installed.
Table 1 provides the characterization of twelve (12) commercial NIU's. The
entires were derived from information received from each vendor. Reference 7
provides a brief description of a large number of commercial NIU's.
AIPS/SUBACSISPERRY COMPARISON
lable 2 provides a summary comparison for the RIPS, SuBACS and Sperry NIU's.
The comparison matrix approach For the commercial NIU's was applied.
1.7.1.2.3 Projected Capabilities
Standards for the ISO/OS,l layers are currently being developed. For example,
the IEEE 802 standards specify the physical and data link layers for various
topologies. (Ref. 2) As standards evolve for the higher layers, a truly
"open" system can be achieved. However, no existing communication system
implements all seven ISO/OSI layers. (Ref. 3)
1.7.1.2.4 References
I . Francois, P. and A. Potocki. "Some Methods for Providing OSI Transport in
SNA", IBM Journal of Research and Development, Vol. 27, No. 5, Sept.
igB3. pp. 452 - 463.
2. Graube, Maris and Michael C. Mulder.
Oct. 19B4
"Local Area Networks," IEEE Computer
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Table 1 (continued)
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